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Abstract
The present work is about design of convenient high-order continuous-time
band-pass sigma-delta modulators for parallel A/D converters. First of
all, an overview on the basic concepts of analog to digital conversion is
presented.
The extended frequency band decomposition technique is chosen as a good
solution for parallelism. The requirements of this technique are studied,
including high resolution performance of the used converters at high fre-
quencies.
A 6th-order continuous-time band-pass single-stage sigma-delta modulator
with a quantizer number of bits equal to 3 and an oversampling ratio equal
to 64 is theoretically able to meet the objectives. However, a proper method-
ology of design is required in order to make a reliable design in practice since
continuous-time modulators are sensitive to analog imperfections. This
methodology must be able to overcome the practical issues such as the de-
pendence of the modulator performance to the modulator central frequency
as well as the issue of a robust stability margin.
For this aim, a new structure based on Weighted feedforward techniques
providing an adequate control on the position of the poles of the noise-
transfer-function by simple means is proposed. Moreover, the proposed
structure provides a filtering-signal-transfer-function close to the modula-
tor central frequency in order to increase the input dynamic range of the
modulator.
An optimization method on the modifiable parameters of the proposed
topology is developed in order to recover the performance of the modu-
lator accounting analog imperfections. The system-level model of analog
components extracted from a transistor-level simulation must be used to
guarantee the modulator performance in practice.
The methodology must be associated with a proper resonator capable of
providing a large quality-factor at the required band of frequency. Of all
the studied sorts of the resonators, Lamb-wave-resonators are chosen. Also
solutions are considered in order to overcome the issues of this kind of
resonators including the anti-resonance and low impedance connections.
Finally, a second-order sigma-delta modulator is chosen to benchmark the
proposed solutions. AMS Bi-CMOS 0.35 µm technology kit is used and the
modulator is designed and simulated in layout-level. The results approve
the efficiency of the proposed solutions.
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SNR Signal to Noise Ratio
STF Signal Transfer Function
TIΣ∆ Time Interleaved Sigma-Delta
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Σ∆ Parallel Sigma-Delta
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1Outline
1.1 Motivations
The new generations of mobile systems are not anymore a simple communication sys-
tem limited to transmission of the human voice. Nowadays, the trend is to design
multi-standard telecommunication systems able to process different standards. The in-
tegration of various applications (like GPS, TV, Bluetooth, etc) in mobile systems im-
poses new requirements including a larger frequency bandwidth to satisfy high data-rate
transfer, and low power consumption for a longer autonomy. Thus highly-integrated,
high-resolution and multi-standard systems are required [1].
The software radio solution was presented, for the first time, by J. Mitola [2], [3] to
answer the new requirements of telecommunication markets. The concept of a software
radio receiver is presented in figure 1.1. The idea is to replace the analog components
by software to achieve a flexibility of reconfiguration without the need for material
modification. For this aim, the Analog to Digital Converter (ADC) must be brought
as close as possible to the antenna.
Figure 1.1: The principle of software radio solution.
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Several issues must be overcome [4], [5]. Application Specific Integrated Circuits
(ASICs) must be replaced by software implementation in DSPs. The system must
support a large input dynamic range as there is no specification for applications. The
main issue concerns the ADC functionality. A large band A/D converter to cover the
frequency band of the integrated standards is required.
Parallelism is a solution to increase the ADC bandwidth without degrading its per-
formance. The idea consists in putting ADCs in parallel where each of them process
a portion of time or frequency of the input signal. In this context, because of wireless
multi-function constraints, the employed converter must be able to work at high fre-
quencies with high resolution. Moreover, the power consumption and the required chip
area must be as small as possible.
Nyquist-rate ADCs are not able to meet the requirements of parallel structures.
Pipeline ADCs [6], [7] and Approximations successive ADCs [8], [9] do not satisfy the
demands in terms of speed. Flash ADCs [10], [11], are able to work at the required
frequency but they have two major disadvantages in terms of chip area and power
consumption. For an n-bits resolution Flash ADC, 2n − 1 comparators are needed. As
a result, high resolution Flash ADCs are big circuits with large power consumption
because of the employed number of comparators. The number of comparators can be
reduced by folding techniques [12], [13]. Indeed, during a ramp input signal, folding
ADCs re-use the comparators multiple times. Although for a m-times n-bits resolution
folding A/D the required number of comparators can be reduced from 2n − 1 to 2nm ,
they are still low-pass converters.
Continuous-Time (CT) Sigma-Delta (Σ∆) modulator ADCs are good candidates
to be employed in parallel systems. High-order Σ∆ modulators are high resolution
converters capable of working at high frequencies. Based on Σ∆ modulators, various
methods are proposed to implement a parallel ADC. Time Interleaved Sigma-Delta
(TIΣ∆) [14], Parallel Sigma-Delta (ΠΣ∆) [15], Frequency Band Decomposition (FBD)
[16], [17] and Extended Frequency Band Decomposition (EFBD) [18] are the most
well-known ones. A comparative study on the presented methods is done in [19].
The TI Σ∆ solution has the lowest hardware complexity, but it has two main
drawbacks. First, the whole frequency band between 0 Hz and the sampling frequency
(fs) is converted while the wanted signal band is generally a portion of the whole
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frequency band. Moreover, the TI solution is highly sensitive to both offset and gain
mismatches of analog parameters resulting in distortion and unwanted tones.
The FBD is another solution to widen the converter bandwidth by using N parallel
band-pass modulators, where each modulator processes a portion of the frequency band
of interest. Although analog mismatches may result in distortion of the FBD Signal
Transfer Function (STF), they have no non-linear effects.
The EFBD is an improved system, compared with the FBD, based on the same
principle. Two extra converters are employed to reduce the sensitivity of its STF to
analog imperfections. This solution is vastly studied in [20].
Regardless of the chosen solution of parallelism, the used structure of Σ∆ modulator
must be able to provide the given resolution at high frequencies. Although high-order
CT Σ∆ modulators are mandatory to this end, they suffer seriously from instability
issues and sensitivity to analog imperfections. A new methodology of design of high-
order CT Σ∆ modulators, compatible with the parallel context, is then required.
1.2 Objectives and completed work
The design of an A/D converter able to provide a bit resolution equal to 16-bits across
a frequency band between 0.2fs and 0.3fs accounting practical issues like analog im-
perfections is the main objective of the present work. Extracting the requirements
of EFBD systems results in choosing 6th-order CT single-stage modulators. However
in order to satisfy the requirements, two kinds of problems must be overcome which
are the sensitivity of CT modulators to analog imperfections as well as the need of a
resonator able to perform a high Q-factor.
To overcome the first problem, a new structure of 6th-order modulators based on
weighted feedforward techniques is used. The main advantage is the possibility of
establishing a robust stability regime by optimizing the value of few coefficients. Analog
imperfections are also considered in the developed optimization method. On the other
side the need of a high Q-factor leads us to use piezo-electric resonators. We will show
that Lamb wave resonators are theoretically more interesting than other kinds of piezo-
electric resonators. Finally the design of a second-order modulator is done to verify the
reliability of the proposed solutions.
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1.3 Organization of the statement
In the chapter II, the basic concepts and the principle of the operation of Σ∆ modula-
tors are explained as well as different classes of them. The linear model of the quantizer
allowing to apply linear analysis method on Σ∆ modulators and various criterion to
describe the performance of a modulator are also presented.
In the chapter III, the requirements of an EFBD system are studied and the char-
acteristics of a proper modulator to attain the requirements are extracted. Afterward,
the difficulties to implement the extracted characteristics are explained.
In the chapter IV, various sorts of resonators are studied in order to chose the
most compatible with requirements. Lamb wave resonators being theoretically the most
convenient have also some disadvantages. The relative advantage and disadvantages of
them are studied and some solutions to overcome the major issues are then proposed.
In the chapter V, the major issues of high-order CT Σ∆ modulators are studied.
It is shown that a new methodology of design is required in order to establish a robust
stability regime while maintaining the resolution. To this end, a new structure of 6th-
order modulators based on weighted feedforward techniques is proposed. Although a
simple synthesis of an equivalent DT modulator with the proposed structure does not
satisfy the demands, it is possible to attain the objectives relying on the flexibility
of this structure. Then an optimization method on the modifiable parameters of this
structure is developed. In order to be reliable in practice, analog imperfections are
considered in system-level.
In the chapter VI, the design of a second-order modulator in layout-level with
AMS Bi-CMOS 0.35µm technology is explained. Although the theoretical work of
the present work is focused on the design of 6th-order modulators, the design of a
second-order modulator is considered because of missing informations about practical
behavior of Lamb wave resonators. Indeed, this design is done for the aim of testing
the compatibility of Lamb wave resonators with the loop of Σ∆ modulators.
The conclusion makes an overall review on the done works as well as presenting
the perspectives to improve and accomplish the studied targets.
4
2Introduction
2.1 Basic concepts
2.1.1 Analog-to-digital conversion
Analog-to-digital conversion is a process to convert a continuous-time signal (x(t)) into
a multi-level or digital signal (y(n)) as it is shown in figure 2.1.
Figure 2.1: Analog-to-digital conversion.
The time index n of a digital signal (y(n)) is an integer number. The sampler
output is a Discrete-Time (DT) signal presented by x∗(t) where t is equal to nTs and
Ts is the sampling period equal to
1
fs
where fs is the sampling frequency. The relation
between x(t) and x∗(t) is as follows:
x∗(t) =
∞∑
n=0
x(t)δ(t− nTs), (2.1)
where δ(t) is:
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{
1, t = 0
0, elsewhere .
(2.2)
An ADC transforms first the CT input signal (x(t)) into a DT signal (x∗(t)). Af-
terward, each sample is approximated by a quantizer to transform x∗(t) into a digital
signal (y(n)) containing a sequence of finite precision or quantized samples.
2.1.2 Quantization error
The quantizer rounds the input signal (x∗(t)) to the nearest level, as illustrated in figure
2.2.
Figure 2.2: Quantization principle.
Quantization introduces an error signal that depends on how the signal is being
approximated. This error, called the quantization error (e(n)), is on the order of one
Least-Significant-Bit (LSB) in amplitude [21]. The quantization error is in general small
compared with a full amplitude input signal range but it becomes relatively larger when
the input signal gets smaller. The relation between e(n), x∗(t) and y(n) is given by:
e(n) = y(n)− x∗(t). (2.3)
Although the quantizer is a non-linear system and e(n) is an unknown function,
various approximate linear models of the quantizer are proposed to recognize e(n) and
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to be able to apply the classical methods of analysis to systems containing a quantizer.
These models are all based on the asymptotic results of Bennet [22] or the exact results
of Widrow [23] and Sripad [24] .
2.1.2.1 Model of Bennet
Bennet describes the conditions under which the quantization error can be modeled by
white noise. Assuming a B-bits quantizer, the number of available levels to quantize
x∗(t) is equal to 2B. Thus, the interval between successive levels (q) is given by:
q =
1
2B − 1 . (2.4)
In [22], it is shown that for the following conditions :
1. The input signal does not exceed the dynamic zone of the quantizer.
2. The quantizer number of bits (B) is sufficiently large.
3. The amplitude of the input signal is large compared with LSB.
e(n) is a random quantity in each quantization step with equal probability and the
variance of e(n), the noise power (σ2e), can be calculated as follows [25]:
σ2e =
1
q
∫ q/2
−q/2
e2 de =
q2
12
=
2−2B
3
. (2.5)
As a result, the quantizer can be replaced by its linear model presented in figure 2.3.
Figure 2.3: Quantizer linear model.
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In analog-to-digital conversion since the noise power is spread over the entire fre-
quency range equally, the level of the noise power spectral density can be expressed as
follows:
N(f) =
q2
12fs
=
2−2B
3fs
. (2.6)
The noise level is a function of the quantizer number of bits and the sampling frequency.
It becomes smaller when fs or B get larger. Figure 2.4 shows the spectrum of the
quantization noise in the signal frequency band [−fb, fb].
Figure 2.4: Noise spectrum of the quantization error.
2.1.2.2 Low-order quantizer
The linear model of the quantizer is indispensable to analyze Σ∆ modulators [26]. The
Noise Transfer Function (NTF) and the STF of Σ∆ modulators are found through
this model. Although the model of Bennet is valid in a high-order Σ∆ modulator
loop regardless of the quantizer number of bits, for low-order modulators this model is
reliable when the quantizer number of bits is sufficiently large. The quantization noise
of a low-order (second or fourth) modulator containing a low-order quantizer (B = 1
or 2), does not have an equal probability for each quantization step [27], [28], [29]. It
should be noted that in a Σ∆ modulator loop, the quantizer number of bits is in general
small because of practical considerations including chip area and power consumption.
The linear model may be modified, as it is shown in figure 2.5, to improve the
approximation of low-order quantizers. The quantizer is modeled by a gain stage (η)
associated with an additive white noise [30], [31], [32], [33], [34].
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Figure 2.5: The linear model of a low-order quantizer.
Although η is almost equal to one for high-order quantizers, for low-order ones its
value depends on the modulator structure and on the amplitude of the input signal.
Therefore, it is a variable number which is difficult to be estimated. In order to release
the analysis of the modulator from η, one may use a dither signal [35] which adds to
the system an uncorrelated noise to minimize the correlation between the input signal
and the quantization error. The dither must be small enough to not deteriorate the
modulator performance and large enough to result in a whit noise. Other models of
low-order quantizers are also proposed in [36], [37].
2.1.3 Oversampling and decimation
Regarding the sampling frequency, the ADCs may be categorized into Nyquist-rate
ones and oversampling ones. The quantization process is different from one to another.
Nyquist-rate ADCs sample the input signal with the minimum sampling rate required
to avoid aliasing while oversampling ADCs use a sampling rate significantly larger than
the Nyquist-rate. Afterward, a digital decimation filter is employed to reduce the signal
rate to the Nyquist-rate.
Regardless of the quantization process, oversampling eases the design of the anti-
aliasing filter. Assuming a typical signal with a bandwidth equal to fb, figure 2.6.a
compares the anti-aliasing filter required for a Nyquist-rate sampled signal (fs = 2fb)
and a two-times oversampled signal (fs = 4fb).
The anti-aliasing filter of Nyquist-rate ADCs requires a flat response with no phase
distortion over the frequency band of interest. Moreover, in order to prevent signal
distortion because of aliasing, all signals above fb must be attenuated, for example, by
at least 96-dB to achieve 16-bits of dynamic resolution. It should be noted that these
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Figure 2.6: Comparison the Nyquist-rate anti-aliasing filter with two-times oversampling
anti-aliasing filter (a), the quantization process of a 2x oversampling ADC(b).
requirements are tough to meet with an analog low-pass filter. Considering the same
signal sampled at 4fb, the anti-aliasing filter must only present a flat performance up to
fb and eliminate signals above 3fb (figure 2.6.a). Clearly, the design of an oversampled
anti-aliasing filter is much easier than a Nyquist-rate one. However, since the sampling
rate is equal 4fb, a sample rate reduction filter is required but it is implemented in
digital domain as opposed to anti-aliasing filters which are implemented with analog
circuitry.
The two-times oversampling can be extended to N -times oversampling converters.
Considering a full precision quantizer, the total noise power of oversampling converters
and Nyquist-rate ones are the same and they are given by equation 2.5. However, the
difference is in the power of the residual noise in the bandwidth of interest. The residual
noise power is given by:
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Nb =
∫ fb
−fb
N(f) df =
2fbq
2
12fs
. (2.7)
The in-band noise of an oversampling converter is much smaller than the in-band noise
of Nyquist-rate converters when fs is much larger than fb. Reducing the in-band noise
is completed by using a decimation filter to provide increased resolution. Figure 2.7
compares the level of the in-band noise of a Nyquist-rate ADC with a two-times and a
three-times oversampling ADCs.
Figure 2.7: Comparison the in-band noise of Nyquist-rate ADCs and that of oversampling
ADCs.
2.1.4 Noise shaping
Although the oversampling process increases the ADC resolution, the main disadvan-
tage is the linear relation between the noise level and 1fs . Considering the technology
limits, it is not possible to increase arbitrarily the sampling frequency. Therefore, the
resolution of oversampling ADCs is limited by technology. In order to improve the
resolution, oversampling ADCs must be associated with a noise shaping system. The
idea consists in rejecting the quantization noise from the frequency band of interest to
out-of-band frequencies.
2.1.4.1 Delta conversion
Using feedbacks to reject the in-band noise has been introduced in Delta modulation
for the first time [38]. Delta modulation is based on quantizing the change in the signal
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from sample to sample rather than the absolute value of the signal at each sample. The
error term (x(t)− x̂(t)), in each sample, is quantized and used to make the next error
term (figure 2.8).
Figure 2.8: Delta modulation principle.
The error signal is smoothed by a low-pass filter. As a result, for a high frequency
input signal or a high speed rise of the input signal, the modulator is overloaded. Then,
the performance of Delta modulation is limited in terms of speed.
2.1.4.2 Sigma-delta conversion
The arrangement shown in figure 2.9 is called a Σ∆ modulator [39]. The name Σ∆
Figure 2.9: Σ∆ modulation.
modulator comes from putting the integrator (Σ) in front of the delta modulator. Σ∆
modulation is based on two beneficent function being the oversampling and the noise
shaping [40], [41], [42], [43].
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A first-order low-pass DT Σ∆ modulator is chosen for explaining the noise shaping
principle. Note that the modulator order corresponds to the number of employed
integrators in low-pass context and two-times of the number of employed resonators
in band-pass context. Figure 2.10 shows the linear model of the first-order low-pass
modulator.
Figure 2.10: Linear model of a first-order low-pass DT Σ∆ modulator.
The system equation (the relation between y(z), x(z) and e(z)) is:
y(z) = (x(z)− y(z)) z
−1
1− z−1 + e(z). (2.8)
This results to calculate the STF and the NTF as follows:

STF = y(z)x(z) = z
−1,
NTF = y(z)e(z) =
1−z−1
z−1
.
(2.9)
Since the STF is a delay function, the input signal is left unchanged as long as its
frequency content does not exceed the filter cut-off frequency. On the other side, the
NTF is a high-pass filter and rejects the noise into a higher frequency band. A Σ∆
modulator generates an output which can be averaged over several input sample periods
to produce a very precise result. The averaging is performed by decimation filters
following the modulator. The noise spectrum of a Nyquist-rate ADC, an oversampling
ADC and a first-order low-pass Σ∆ modulator are compared in figure 2.11.
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Figure 2.11: Comparison the noise spectrum of a Nyquist-rate ADC, an oversampling
ADC and a first-order low-pass Σ∆ modulator.
2.1.5 From low-pass to band-pass conversion
Converting a high frequency signal requires a corresponding band-pass modulator. In-
deed, the modulator central frequency (at which the in-band noise is minimal) must
match the input signal frequency. Figure 2.12 compares the structure of a low-pass
and a band-pass Σ∆ modulator. In DT domain, a band-pass modulator is obtained
Figure 2.12: Low-pass modulator (a) and band-pass modulator (b) in DT domain.
from a low-pass one by replacing the integrators with resonators. Shifting the low-pass
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modulator to the desired frequency can be done by the transfer given by [44], [46]:
z−1 ⇐⇒ z−1 z
−1 − p2
1− p2z−1
, (2.10)
where p determines the desired central frequency (fc) and is given by:
p = 2cos
(
2π
fc
fs
)
. (2.11)
The resonator obtained from an integrator through equation 2.10 is given by:
z−1
1− z−1 ⇐⇒
p
2z
−1 − z−2
1− pz−1 + z−2 . (2.12)
The properties of the low-pass modulator in terms of stability and resolution are con-
served after the transfer.
2.2 Band-pass continuous-time sigma-delta modulator
2.2.1 Discrete-time or continuous time
The structure of a CT Σ∆ modulator is compared with that of a DT modulator in
figure 2.13. The input signal of DT modulators is in discrete-time domain (already
Figure 2.13: DT Σ∆ modulator structure (a), CT Σ∆ modulator structure (b).
sampled). Therefore, the modulator filters are also implemented in DT domain. On
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the contrary, sampling is done before the quantizer in CT modulators and the modulator
filters are implemented in CT domain. DT filters are generally designed by switched
capacitor techniques. Although switched capacitor techniques are advantageous in
terms of flexibility of design and precision, their speed cannot exceed from tens of
MHz because of the limited bandwidth of the required operational amplifiers [47]. In
addition, the speed of the charge transmission of the commutators is also limited.
Another disadvantage which results in limiting the speed of DT modulators, is the
sampling noise which is combined with the input signal while in CT modulators the
sampling noise becomes a part of the quantization noise and is rejected into out-of-band
frequencies by the NTF [48].
CT modulators are able to perform at high frequencies because of CT filter tech-
niques [49]. It is generally feasible to clock CT Σ∆ modulators at much higher frequen-
cies than DT Σ∆ modulators. Additionally, sampling in the modulator loop results
in diminishing the thermal noise in the modulator frequency band [50]. Furthermore,
CT analog circuits are less demanding than their DT counterparts in terms of power
consumption. However, they are not an ideal solution. The design of Digital to Analog
Converter (DAC) in the feedback path of CT modulators is difficult because of the sen-
sitivity of the modulator performance to the DAC functionality. Compared with DT
modulators, CT modulators are sensitive to clock jitter defined as the time variation or
the peak-to-peak displacement (∆t) of the clock signal [51]. The feedback signal of DT
modulators has an exponential form and the charge transmission is almost completed at
the clock rise-time (figure 2.14.a). On the contrary, DAC output of CT modulators is a
rectangular signal (figure 2.14.b). Therefore, clock jitter results in losing an important
quantity of charge.
In addition, CT modulators are sensitive to the loop delay. This delay is the sum
of the delays produced by all the analog and digital components of the modulator
loop. In chapter IV, it is shown that modifying the loop delay changes the NTF poles
position. A non-optimized loop delay may bring the NTF poles out of the unit circle
and make the system unstable. Nevertheless, the increasing demand for high-speed
high-resolution and low-consumption analog-to-digital conversion can be satisfied only
by using CT Σ∆ modulators.
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Figure 2.14: Influence of clock jitter on charge loss in DT (a) and CT (b) modulators.
2.2.2 From discrete-time to continuous-time
There exist various methods and toolboxes to find the global filter of a DT modulator
corresponding to demands. Indeed, the design of DT modulators has progressed and
the design of CT modulators may lean to this progress through the synthesis of CT
modulators from their DT counterparts. However, the problem is not a simple trans-
form from z domain (F (z)) to s domain (G(s)). The modulators in figure 2.13 are
equivalent if they produce the same output for the same input at each sampling period.
As a result, the functionality of the ADC and the DAC should be taken into account
in the transformation in order to ensure the equivalence between DT and CT circuits.
The parameters to be considered include the internal delays and the non-linearity of
the ADC and the DAC as well as the rise time and the form of the ADC+DAC output
[52], [53]. An approach with these objectives is presented in [54]. The delays introduced
by both the DAC and the ADC and the shape of the DAC output signal are taken into
account. Standard tools available in symbolic calculation softwares, such as Laplace
and z-transforms, are employed. This approach is put in equation as follows:
F (z) = (1− z−1)ZT {L−1[G(s)B(s)]}+
∑
k
akz
−k︸ ︷︷ ︸
D(z)
, (2.13)
where L−1 denotes the inverse Laplace transform, ZT is the z-transform at the sampling
period (Ts) and B(s) denotes the delay and the non-ideality parts of DAC and ADC
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functionalities. The response of the DAC and the ADC, considered as a single block,
is modeled by figure 2.15.
Figure 2.15: Model of the response of the ADC+DAC.
In this model, the speed of the ADC+DAC is described by the rise time (ν) and
the loop delay is described by d. For the sake of the simplicity, the linear zone of
the employed amplifier resulting in a non-linear zone of the ADC+DAC response is
neglected. Then B(s) is given by:
B(s) =
e−ds − e−(d+ν)s
νs
. (2.14)
D(z) is added for ensuring an exact solution of equation 2.13. Indeed, without D(z), it
is possible that when d 6= 0 or ν 6= 0, equation 2.13 has no exact solution. Implementing
D(z) demands some system modifications. Figure 2.16 shows a possible implementation
when the ADC delay is sufficiently small.
Figure 2.16: A possible implementation of equation 2.13.
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When the internal delay of the ADC is larger than 1Ts (which is usually the case), not
all the terms of D(z), especially the low-order terms, can be implemented through the
ADC output. Therefore, the topology of figure 2.16 is useless in practice. New imple-
mentation methods are required when the ADC delay is large. In [54] an alternative
topology is proposed. This topology is shown in figure 2.17.
Figure 2.17: Proposed topology in [54] for implementing D(z).
As it is shown, the terms of D(z) are implemented in three ways:
1. T1(z): The first terms of D(z), corresponding to a delay value less than the ADC
delay, are implemented through the sampler output to avoid the ADC delay.
2. T2: The intermediate terms ofD(z), corresponding to a delay value larger than the
ADC delay but less than the loop delay (ADC+DAC delay), may be implemented
by a fast DAC through the ADC output.
3. T3: The last term of D(z), corresponding to a delay larger than the loop delay,
can be implemented from the DAC output.
2.3 Global loop filter structures
There exist various structures to synthesize the global filter transfer function (G(s)) of
the modulator [21]. One may classify them in two general types including single-stage
structures and multi-stage ones. Multi-stage topologies are sensitive to the inter-stage
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coefficients error. Therefore, their performance is disappointing in the CT domain
but the advantage is the stability of high-order modulators because they are based on
cascading low-order modulators [46], [55]. On the other side, single-stage modulators
are quite immune to the coefficient errors compared with multi-stage modulators. The
main obstacle to overcome is the stability of high-order single-stage modulators.
2.3.1 Multi-stage modulators
In order to synthesize a (2n)th-order band-pass modulator, n low-order (second-order or
fourth-order) band-pass modulators are put in cascade. They are classified in different
types [44].
2.3.1.1 MASH structures
Assuming that H1(z) and H2(z) are the transfer functions of second-order Σ∆ modu-
lators, figure 2.18 explicits the topology of a fourth-order MASH Σ∆ modulator. The
structure is presented in DT domain for the sake of understanding the principle.
Figure 2.18: Fourth-order MASH topology.
The input of each stage is the quantization noise of the previous stage except for
the first modulator [56], [57] and the output signal (Si) of each stage is given by:{
S1(z) = STF1(z)x1(z) + NTF1(z)e1(z),
S2(z) = STF2(z)e1(z) + NTF2(z)e2(z).
(2.15)
where e1 and e2 are respectively the produced noise by the first and the second stage.
T1(z) and T2(z) are calculated by:
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T1(z)NTF1(z)− T2(z)STF2(z) = 0, (2.16)
to eliminate e1(z) from the output signal. One solution consists in choosing T1(z) equal
to STF2(z) and T2(z) equal to NTF1(z):
{
T1(z) =
H2(z)
H2(z)+1
,
T2(z) =
1
H1(z)+1
.
(2.17)
Replacing Hi(z) by a second-order low-pass Σ∆ modulator results in achieving
the same output signal (S) as a fourth-order low-pass Σ∆ modulator (equation 2.18)
while the stability criterion of the resulted modulator is the same as a second-order
modulator.
S(z) = T1(z)S1(z)− T2(z)S2(z) = Z−4x1(z)− (1− z−1)4b2(z). (2.18)
Perceptibly, the output signal is sensitive to the precision of T1(z) and T2(z). This
is the main reason for which MASH topologies are not suitable for CT applications.
The functionality of T1(z) and T2(z) is deteriorated, in the CT domain, because of
analog imperfections.
2.3.1.2 MSCL structures
MSCL structures put low-order modulators (second-order or fourth-order) in cascade
like MASH structures to achieve a high-order modulator [58]. The difference is replacing
T1(z) and T2(z) by an extra feedback between the structure output and the input (figure
2.19).
Similar to MASH structures, the second stage processes the produced quantization
noise by the first stage. An exact calibration of the feedback path is needed for adjusting
the performance. The system equation of a 6th-order MSCL modulator is calculated
in appendix I. In [58], it is shown that the performance of MSCL structures is closely
similar to the MASH performance. This structure is rediscovered in [59] and [60] and
is renamed as SMASH (Sturdy MASH) structures.
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Figure 2.19: Second-order MSCL topology.
2.3.2 Single-stage modulators
2.3.2.1 Multi-feedback structures
A 6th-order multi-feedback structure is presented in figure 2.20. A sufficient number
Figure 2.20: 6th-order multi-feedback structure.
of degrees of freedom are provided by cij coefficients to synthesize the global filter. In
order to improve the control on the NTF poles position, two DACs in the feedback
loops are chosen from different types (NRZ, RZ or HZ). A large number of coefficients
and employing two DACs are the main disadvantages of this structure. However, since
in the case of low-order modulator these disadvantages are less critical, this structure
is efficient especially for the design of fourth-order modulators [62], [63].
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2.3.2.2 Mono-feedback structures
In order to prevent the disadvantage of linear DACs, especially in high-order context,
mono-feedback structures are an alternative. The structure contains only one feedback
loop as it is shown in figure 2.21, but the provided number of coefficients (ci) is in-
sufficient to synthesize the global filter. As a result, the following resonator transfer
function must be employed.
Hres =
ais+ bi
s2 + ωiQ s+ ω
2
i
. (2.19)
In fact, bi in the numerator of Hres is introduced as a modifiable coefficient for
providing a sufficient number of degrees of freedom. However, in chapter III, it is
shown that this term is a characteristic of the classical resonators (RLC, Gm-C, Gm-
LC and etc) produced because of parasitic resistors. Therefore this term is generally
imposed by the manufacturing process and it is not possible to employ it as a modifiable
parameter.
Figure 2.21: 6th-order mono-feedback structure.
2.3.2.3 Weighted feedforward structures
The global loop filter transfer function can be also synthesized by using feedforward
structures (figure 2.22) rather than feedback structures [64], [65], [66], [67], [68]. Al-
though this structure contains a unique DAC with a unique feedback path and a larger
number of degrees of freedom compared with mono-feedback structures, the number of
degree of freedom is still insufficient for an exact synthesis. This structure is advan-
tageous in terms of chip area and power consumption compared with multi-feedback
structures.
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Figure 2.22: 6th-order feedforward structure.
2.4 Performance criteria
The performance of a Σ∆ modulator is determined by both the resolution criteria and
the stability criteria. A modulator performing a large resolution and a small stability
margin is an efficient modulator in theory but not in practice. CT modulators are sen-
sitive to analog non-idealities and manufacturing imperfections and such a modulator
is very likely to become unstable in reality. In fact, an efficient Σ∆ modulator is a
modulator performing the desired resolution with a large stability margin.
2.4.1 Resolution criteria
Several criteria exist to evaluate the modulator resolution. The most well-knowns are
explained in this section.
2.4.1.1 Signal to noise ratio
This is the most used criterion describing the modulator resolution. The Signal to
Noise Ratio (SNR) may be calculated by the following equation:
SNRdB = 10 Log10
(
Psignal
Pnoise
)
, (2.20)
where Psignal is the input signal power and Pnoise is the noise power in the frequency
band of interest. Psignal depends on the input signal amplitude and the presented SNR
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in studies is the SNR obtained for a full-scale range of the input signal (SNRmax).
2.4.1.2 Bit resolution
The bit resolution or the effective number of bits (ENOB) presents the quantization
number of bits of a classic Nyquist-rate converter performing at the same resolution as
the Σ∆ modulator. The ENOB is computed from the SNR by the following equation:
SNRdB = 6.02N + 1.76, (2.21)
where N represents the ENOB. It should be noted that the ENOB is also calculated
for a full-scale range of the input signal.
2.4.1.3 Signal to noise and distortion ratio
The Signal to Noise and Distortion ratio (SNDR) also takes into account the influence
of harmonics on the modulator performance. It is given by:
SNRDdB = 10 Log
(
Psignal
P|noise+distortion|
)
. (2.22)
Computing the SNDR is difficult through classical analysis because the quantizer is
replaced by its linear model.
2.4.1.4 Input dynamic range
The input dynamic range is the difference, in dB, between the input amplitude for
which the SNDR is equal to SNDRmax-3dB and the input signal for which the SNDR
is equal to zero. In order to calculate the input amplitude for which SNDR is equal
to SNDRmax-3dB, the input amplitude must exceed from the maximum input signal
corresponding to SNDRmax (figure 2.23).
2.4.2 Stability criteria
The design of a Σ∆ modulator is not finished unless a robust stability condition is
obtained. Although many studies have been done to find a reliable criterion of stability
[69], [70], [71], [72], [73], [74], they give no guarantee for stability. The main reason
is that, a Σ∆ modulator is a highly non-linear system because of the presence of a
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Figure 2.23: Concept of the input signal dynamic range.
low-order quantizer. In the context of Σ∆ modulators, the quantizer input signal and
the quantization noise are chaotic signals and an analysis of non-linear system with
random excitation is needed. The stability analysis of a closed-loop highly non-linear
system with random excitation has always been an issue [75]. Usually, the stability
analysis is done by making a linear approximation of the non-linear part to find an
approximate equivalent predicting the response of the non-linear system.
Studying the stability is more critical for high-order modulator than low-order ones
because they are potentially unstable. It is not possible to establish an unconditional
stability regime of a high-order modulator and we are just looking for reducing the
chance of instability of high-order Σ∆ modulators by satisfying different stability cri-
teria. It should be noted that without extra enhancements, once the modulator is gone
to the instability zone it cannot come back to the stability zone unless by an external
reset. When the quantizer gain is smaller than the quantizer gain in the linear stable
region, the modulator is gone to the instability zone and it can not be recovered because
the negative feedback is changed to a positive one [76]. The modulator then starts to
oscillate. In fact, the quantizer input represents the sum of long term quantization
errors. When the quantizer input is low, which corresponds to a high quantizer gain
in the linear model (figure 2.5), the modulator output corresponds to the input signal
and no information is lost.
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2.4.2.1 Bounded input-bounded output criterion
Regarding the Bounded Input Bounded-Output (BIBO) criterion [72], a Σ∆ modulator
is stable if the closed-loop transfer function output is bounded for every bounded input
and it is totally unstable if the oscillation moves toward the saturation zone for a null
input signal.
2.4.2.2 Lee criterion
This is one of the widely used approximate criterion in Σ∆ modulator design. A binary
Σ∆ modulator is likely to be stable if [77], [78]:
∣∣NTF (ejω)∣∣ < 1.5. (2.23)
This criterion is neither necessary nor sufficient because the criterion says nothing
about the limits of the input signal [79]. Nevertheless, due to its simplicity, it is of
some use.
2.4.2.3 Classical stability margins
The modulus (m), gain (k) and phase (ϕ) margins, corresponding to different geo-
metrical terms characterizing the distance between the Nyquist plot of the open-loop
transfer function (F̂ (z)) and the critical point [−1, j0], are defined in figure 2.24.
Figure 2.24: Modulus, gain and phase margin for the open-loop frequency characteristic.
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Stability margins are used to assess the stability limits of closed loop systems on the
Nyquist plot of the open-loop transfer function. The Nyquist plot allows to under-
stand the influence of the modeling errors and to derive appropriate specifications to
assume a robust stability of the closed-loop [80]. In the context of Σ∆ modulators,
these margins are quasi-reliable when the linear model of the modulator is justified, in
other word, when the modulator is a high-order one or contains a high-order quantizer.
Satisfying classical margins are necessary but not sufficient to guarantee the stability
of the modulator.
The definition of gain and phase margins are explained in any classical control hand
books. The focus, in the present work, is on the definition of modulus margin which is
defined as the radius of the circle centered in [−1, j0] and the tangent to the Nyquist
plot of F̂ (z) [81]. It results in:
m = min
{∣∣∣1 + F̂ (ejω)∣∣∣} = min{∣∣S−1(jω)∣∣}
= (max {|S(jω)|})−1 = (‖S(jω)‖∞)−1 .
(2.24)
Modulus margin covers the gain and phase margins informations and is a number
which can be a comprehensible reference to compare the stability and the sensitivity
of different circuits. It is preferable that the sensitivity to analog parameters be as
small as possible. Therefore, the modulus margin should be as large as possible. In the
present work, this margin is considered as one of the most substantial parameters in
the design of CT modulators.
The linear DT closed-loop model of the CT modulator (figure 2.25) is used to
Figure 2.25: Required DT linear model of CT modulators for calculating the stability
margins.
calculate the classical margins because the input signal, the output signal and the
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global filter are in a same domain. The main issue is how to find the linear DT model
(figure 2.25) of a CT modulator. The problem consists in finding a F̂ (z) making the
equivalence between the topology of figure 2.26 and the topology of figure 2.25 regardless
of the employed structure to synthesize G(s). According to the topology of figure 2.26
which is is another representation of the topology of figure 2.16, the relation between
x∗(z), e(z) and y(z) is given by:
y(z) = e(z)
1
1 +D(z)
+ x(z)
1
1 +D(z)
. (2.25)
Figure 2.26: Another representation of figure 2.16 .
This means that the feedforward path signal and the quantization noise are both pro-
cessed by a filter in the form of 11+D(z) . Then the dotted part of figure 2.26 can be
replaced as it is shown in figure 2.27
Figure 2.27: First step to find the linear DT mono-loop model.
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The system modification done in figure 2.28 (replacing the 11+D(z) filter) is also permit-
ted by control theories.
Figure 2.28: DT linear model of CT modulators to calculate the modulus margin.
Hence, F̂ (z) must be equal to:
F̂ (z) =
F (z)−D(z)
1 +D(z)
. (2.26)
The system equation of figure 2.26 is given by:
y(z) = x(z)
F (z)−D(z)
1 + F (z)︸ ︷︷ ︸
STF
+e(z)
1
1 + F (z)︸ ︷︷ ︸
NTF
. (2.27)
Also, the system equation of figure 2.28 is given by:
y(z) = x(z)
F (z)−D(z)
1 + F (z)︸ ︷︷ ︸
STF
+e(z)
1
1 + F (z)︸ ︷︷ ︸
NTF
. (2.28)
By comparing equation 2.27 with equation 2.28, the equivalence between the STF
and the NTF of figure 2.26 and figure 2.28 is approved. As a result, the stability
characteristics of both systems are the same.
2.5 Sigma-delta modulators history and trends
Σ∆ modulators are based on the Delta conversion principle [82]. The first ones were
published by Spand and then Inose in 1962 for shaping the quantization noise in the
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context of video signal transmission [83], [84]. Although the application of Σ∆ modula-
tors in ADCs domain had been payed attention thanks to their efficiency [85], [86], [87],
the first monolithic integrated Σ∆ modulator was presented in 1981 when the ability
of integration of mixed-signal circuits (CT and DT circuits on the same chip) had pro-
gressed [88]. Afterward, the design of DT Σ∆ modulators has been rapidly progressed
and they have taken the place of classical converters because of their high-resolution
performance. For example, in audio applications, a resolution around 20-bits is easily
achieved by them for a bandwidth between 24 KHz and 96 KHz[89], [90], [91], [92].
Nevertheless, the demands of new telecommunication systems for wide-band high-
resolution ADCs are not satisfied by DT modulators and the studies are leaded to
employ CT techniques. The first studies were based on the classical resonators like
Gm-c resonators and Gm-LC resonators but they have never attained the required bit
resolution in wide-band applications because of low quality factors and the sensitivity
of the classical resonators to manufacturing process and temperature variations. Some
important studies on CT Σ∆ modulators are listed in table 2.1.
Table 2.1: Comparison various studies on CT modulators employing the classical res-
onators
Reference Resonator Σ∆ order fs fc ∆f SNR
[93] Gm-LC 4 4GHz 1GHz 20MHz 52dB
[47] Gm-C 2 280MHz 70MHz 200KHz 45dB
[62] Gm-LC 4 3.2GHz 800MHz 100KHz 66dB
[94] Gm-LC 4 4GHz 1MHz 4MHz 53dB
[49] Gm-LC 2 3.8GHz 950MHz 200KHz 57dB
[95] Gm-C 4 4GHz 210MHz 1MHz 78dB
[96] Gm-LC 6 1.2GHz 300MHz 4MHz 89dB
[97] Gm-C 4 800MHz 200MHz 200KHz 68dB
[63] Active RC 6 40MHz 10.7MHz 200KHz 63dB
[48] LC-SC 4 400MHz 100MHz 200KHz 45dB
[98] Switched OpAmp 4 10.7MHz 7.1MHz 200KHz 60dB
The new trend in Σ∆ modulator design consists in employing micro-mechanical
resonators as loop filter to avoid the issues of classical resonators. Although recent
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progress has made possible the integration of micro-mechanical devices with CMOS
circuits on a single chip, this kind of modulators is still immature [99], [100].
2.6 Conclusion
Σ∆ modulators are interesting when high-resolution and band-pass conversion are of
primary importance. However their bounded bandwidth is the main disadvantage for
wide-band applications. Although putting them in parallel is a solution in order to
attain a wide-band A/D converter, the design of a proper Σ∆ modulator in this context
meets various difficulties. Overcoming these difficulties is the main motivation of the
present work. To this end, the principle of operation, the characteristics and the various
methods of design of Σ∆ converters must be studied first.
The different classes of Σ∆ modulators (CT/DT, multi-stage/single-stage, etc) were
presented and their relative advantages were discussed. It was shown that the sampling
frequency of DT Σ∆ modulators is limited and that using CT methods is the only way
to overcome this issue. However, working in the CT domain makes the design of
CT modulators sensitive to coefficients errors. Single-stage techniques then become
mandatory.
The performance of a high-order Σ∆ modulator is in general described by its resolu-
tion, stability, sensitivity to imperfections and linearity. Since an optimization method
is developed in the present work to overcome the issues of high-order CT single-stage
Σ∆ modulators, the need of comprehensible numbers to compare the performance of
the designed modulator in different cases leads us to retain the modulus margin and
the bit resolution as the representatives of the performance.
In the next chapter, Σ∆ modulators will be studied in the context of parallel con-
version. It will be shown that some special characteristics are required to design a
proper modulator for parallel conversion. These characteristics are extracted and the
difficulties to attain them are then discussed. In the following chapters the proposed
solutions to overcome these difficulties are explained.
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A Σ∆ modulator working in the context of parallel A/D converters must satisfy extra
specifications compared with conventional Σ∆ modulators. The EFBD solution is
chosen to parallelize the modulators because it is less sensitive to analog imperfections
compared with other counterparts. However, convenient modulators are required to
ensure the performance of the EFBD. The requirements of EFBD systems are studied
to extract the specifications of a convenient modulator.
3.1 EFBD requirements
3.1.1 Brief history
Extended frequency band decomposition is an improved system based on the frequency
band decomposition principle. Understanding the FBD systems is therefore necessary
for describing the EFBD systems.
The FBD is based on filter bank structures [101]. The solution consists in par-
allelizing Σ∆ ADCs working at different central frequencies (figure 3.1). The entire
frequency band from 0 Hz into fs2 Hz is decomposed to N sub-bands and each of them
is processed by the corresponding channel. The output of each modulator runs into a
band-pass filter, centered on the modulator central frequency, to eliminate the out-of-
band noise. The output of the band-pass filters are composed together to reconstruct
the digitalized input signal.
Although FBD is less sensitive to analog imperfections (especially the gain of analog
components), its main disadvantage is the complexity of the system [17]. The work-
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Figure 3.1: Frequency band decomposition principle.
band of FBD is extremely large while in most applications only a portion of this band
is of interest. Band-pass FBD systems [20], employing N modulators to process the
frequency band of interest, is an alternative to reduce the complexity of the system.
The work-band of a band-pass FBD is smaller compared with FBD systems (figure
3.2). As a result, the frequency band of the modulators can be reduced to increase
their resolution.
Figure 3.2: Comparison the work-band of a band-pass FBD system with that of a FBD
system for N = 5.
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Although band-pass FBD structures are less complex compared with FBD struc-
tures, they are sensitive to imprecision on the central frequency of the modulators. The
work-band of a band-pass FBD system may move out from the input signal frequency
band because of variations of the central frequency of the modulators. In [20] it is
shown that for an error of the modulators central frequency equal to 20%work-bandN , a
loss of resolution equal to 3-bits ocurres when the Q-factor of the filters is infinite.
EFBD systems propose solutions to reduce the sensitivity to the modulators central
frequency imprecision [16], [19]. An EFBD contains N + 2 parallel Σ∆ modulators
(figure 3.3, analog part), where N is the number of modulators required to process the
input signal band [f1...f2]. Two extra modulators are used in the case of large analog
mismatches so that the wanted band [f1...f2] remains within the work-band of the
EFBD. The outputs of all channels are merged by a digital system (figure 3.3, digital
part) to reconstruct the digitalized input signal [102].
Figure 3.3: Extended frequency band decomposition principle.
The performance of the EFBD depends on the performance of the digital reconstruc-
tion algorithm and the performance of the analog part. The reconstruction algorithm
is studied in [20] assuming that the analog part has an ideal performance. On the
contrary, in the present work, the digital reconstruction algorithm is supposed as an
ideal component and the NTF of the EFBD is calculated in function of analog part
parameters.
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3.1.2 In-band noise power of EFBD systems
A 6th-order MSCL Σ∆ is chosen to calculate the in-band noise power of an EFBD
system since the expression of its NTF is simple. The approximate NTF of a 6th-order
Σ∆ modulator based on MSCL is given by:
NTF (z) =
3∏
j=1
NTFj(z) =
3∏
j=1
1
1 + cjHˆj(z)
, (3.1)
where Hˆ(z) is the resonator transfer function in the z domain and c is the gain coefficient
of resonators. This expression is obtained through the linear model of the modulator
[103] and the calculations are demonstrated in appendix I. The transfer function of a
band-pass resonator with a finite Q-factor in the s domain is expressed by:
H(s) =
as+ b
s2 + ωrQ s+ ω
2
r
, (3.2)
where ωr = 2πfr and fr is the resonance frequency of the resonators. Hˆ(z) can be
found through H(s) by the poles conservation principle. The calculations are also
demonstrated in appendix I. The resulting Hˆ(z) is given by:
Hˆ(z) =
0.5pjz
−1 − z−2
1− pj(1− ωrj2Qj )z−1 + (1−
ωrj
Qj
)z−2
. (3.3)
Assuming that the resonator Q-factor is sufficiently large, the modulus of the NTF can
be approximated by using the first order approximation around the resonance frequency
as follows:
‖NTF (z)‖2 = ‖
3∏
j=1
NTFj(z)‖2 = (4π)6
3∏
j=1
(f − frj)2 + ( frj2Qj )2
c2j
. (3.4)
The noise power residual in the frequency band of interest (PNTF ) can be calcu-
lated through the module of the NTF. PNTF is a comprehensible number to study the
influence of analog parameters on the modulator performance. Note that the resolution
of the modulator is a function of the modulator in-band noise. PNTF can be found by
the following equation:
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PNTF =
∫ f2
f1
‖
3∏
j=1
NTFj(z)‖2Γ(f)df =
∫ fc+∆(f)/2
fc−∆(f)/2
‖
3∏
j=1
NTFj(z)‖2Γ(f)df, (3.5)
where fc is the modulator central frequency and Γ(f) is the noise density injected by
the quantizer given by:
Γ(f) =
1
3× 4Bfs . (3.6)
B and fs are respectively the quantizer number of bits and the sampling frequency.
The residual noise power in the work-band of the EFBD system (Ptotal) is the sum of
the PNTF of each modulator:
Ptotal =
N+1∑
k=0
PNTFk =
N+1∑
k=0
∫ fck+∆(f)/2
f
ck
−∆(f)/2
‖
3∏
j=1
NTFjk(z)‖2Γ(f)df
 . (3.7)
where N corresponds to the number of parallel channels. The following parameters are
the most efficients in terms of the performance of the EFBD:
• Modulator central frequency (fck). Imperfections of the modulator central fre-
quency results in the inconsistency of the intervals between the wanted sub-bands
and also reduces the modulator resolution. Although solutions are proposed in
[20] to compensate for the resolution loss because of intervals inconsistency, the
problem of modulator resolution loss subsists.
• Resonator Q-factor. Although increasing the Q-factor results in decreasing the
in-band noise, a large Q-factor is in contrast with the requirements of wide-band
applications. The influence of the Q-factor on the modulator performance must
be studied in order to chose a convenient Q-factor compatible with requirements.
• Modulator order. The EFBD system may attain the modulator resolution in the
ideal case. Therefore, the modulator resolution must at least be equal to the
wanted resolution of the EFBD system. A convenient choice of the modulator
order is indispensable for this aim.
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• Modulator bandwidth (∆f). The chip area and the power consumption of the
analog part of the EFBD system (figure 3.3) can be reduced by decreasing the
number of parallel channels. For this aim, each channel must process a larger
band of frequency,in other word, the modulator bandwidth must be increased to
cover the work-band. However, increasing ∆f results in increasing the in-band
noise of each modulator, in other word, in decreasing the modulator resolution.
Manifestly, proper specifications of Σ∆ modulators must be defined to ensure the
performance of the EFBD.
3.2 Specifications of modulator parameters
3.2.1 Modulator order
For a given OSR, a high-order modulator is able to perform a larger SNR compared with
a low-order (second-order or fourth-order) one. According to equation 3.5, increasing
the quantizer number of bits (B) results also in decreasing the modulator in-band noise
(PNTF ). Figure 3.4 shows the variation of the bit resolution of a CT MSCL structure
versus the modulator order for several values of the quantizer number of bits when the
OSR is equal to 64.
Figure 3.4: Variation of the modulator resolution versus the modulator order for several
values of the quantizer number of bits when the OSR is equal to 64.
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The wanted performance (bit resolution over than 16-bits) is achievable in two cases:
1. A 6th-order modulator with a value of B larger than 2.
2. A 8th-order modulator regardless of the value of B.
8th-order modulators are most attractive whenever high SNR is important. Figure
3.4 shows that for the same quantizer number of bits, the resolution of an 8th-order
modulator is almost 3-bits larger than that of a 6th-order modulator. The main obstacle
to overcome is the issue of stability. 8th-order modulators suffer seriously from insta-
bility issues while a 6th-order modulator is a good compromise between resolution and
stability [104]. To our knowledge, an implemented CT single-stage 8th-order modulator
has never been reported.
In order to attain the wanted resolution with a 6th-order modulator, the quantizer
number of bits must be larger than two. For small values of the quantizer number of
bits, increasing the quantizer number of bits by one results in improving the modulator
resolution by almost one-bit. However by passing from a 3-bits quantizer to a 4-bits
quantizer, the improvement of the resolution is no more significant.
On the other side, the quantizer circuit becomes more complicated when increasing the
quantizer number of bits. Note that in a Σ∆ modulator loop, the quantizer is a Flash
A/D converter because of its high-speed performance. A Flash A/D converter contains
2B − 1 comparators to achieve a quantizer number of bits equal to B. Hence, a 4-bits
Flash A/D converter almost doubles the occupied chip area and the power consumption
compared with a 3-bits one.
As a result, a 6th-order Σ∆ modulator with a 3-bits quantizer is able to attain
the wanted resolution with the minimum of the issues of stability and chip area. The
”additive white noise assumption” is also justified for a 6th-order modulator [71].
3.2.2 Modulator bandwidth
According to equation 3.7, the in-band noise of the modulator is in inverse relation
with ∆f . Therefore, the resolution of the modulator becomes larger by reducing the
modulator bandwidth. Considering the output noise spectrum density of a 6th-order
MSCL modulator, the power of the in-band noise increases exponentially by decreasing
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the Over Sampling Ratio (OSR) of the modulator (figure 3.5). The relation between
∆f and the OSR is given by:
OSR =
fs
∆f
. (3.8)
In system-level simulations it is even possible to obtain the wanted resolution (16-
bits) with a fourth-order modulator with an OSR equal to 400. However, in practice,
the power of the in-band noise of the modulator cannot be diminished lower than the
internal noise of electronic devices.
Figure 3.5: Output noise spectrum density of a 6th-order CT MSCL working at fc =
0.25fs.
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On the other side, when reducing the bandwidth of the employed modulators, a
larger number of modulators is required to cover the work-band of the EFBD. This
results in increasing the occupied chip area and the power consumption of the EFBD
system. In order to reduce them, the OSR of the modulator must be decreased.
Figure 3.6.a shows the evolution of the resolution of a 6th-order CT MSCL Σ∆
modulator versus the modulator OSR. Figure 3.6.b shows the required number of mod-
ulators to cover the frequency band of interest (0.2fs < f < 0.3fs) versus the modulator
OSR. The required resolution is achievable for an OSR larger than 50. Although an
OSR equal to 100 results in increasing the bit resolution by 2-bits compared with an
OSR equal to 50, the required number of modulators is also doubled. The OSR of the
classical wide-band converters (equal to 64) seems to be a good compromise between
the resolution and the required number of modulators.
Figure 3.6: Modulator resolution (a) and required number of modulators (b) to cover the
frequency band of interest (0.2fs < f < 0.3fs) versus OSR. The dotted line indicates the
resulting resolution and the required number of modulators when OSR= 64.
3.2.3 Q-factor
Figure 3.7 shows the variation of PNTF versus the modulator bandwidth for several
values of the Q-factor for a 6th-order CT MSCL working at fc = 0.25fs. Although
increasing the Q-factor results in decreasing the in-band noise power, the variation
ratio is more or less important depending on the modulator bandwidth.
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Figure 3.7: Variation of PNTF versus the modulator bandwidth (∆f) for several values
of the Q-factor.
Figure 3.8 illustrates the influence of the Q-factor on PNTF when the OSR is equal
to 64. The variation ratio of PNTF for Q-factors less than 100 is significantly large
Figure 3.8: Variation of PNTF versus Q-factors for an OSR equal to 64.
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compared with Q-factors greater than 100. Although a large Q-factor ensures the
performance of the modulator, it is in contrast with the requirements of wide-band
applications. Therefore, a mediumQ-factor around 100 seems to be a good compromise.
3.3 Specifications of resonators
An optimization factor of the resonance frequency of resonators (λ) for a 6th-order
modulator is defined as follows:
λ =
|fr1 − fr2|
∆f
=
|fr2 − fr3|
∆f
, (3.9)
where fr1 and fr3 are the resonance frequencies of the side resonators and fr2 is the
resonance frequency of the central on. The distances between the resonance frequencies
of the side resonators and that of the central resonator are assumed equal. In the ideal
case, fr2 is equal to the modulator central frequency (fc). Assuming that Q-factor of
the resonators is infinite, the in-band noise of the modulator (PNTF ) is given by [20]:
PNTF =
(
4π
c
)6(2(∆f)7
105
)
(35λ4 − 42λ2 + 15)Γ(f). (3.10)
When λ is equal to 0 (in other word all the resonators have the same resonance
frequency equal to fc), PNTF can be simplified as follows:
PNTF =
(
4π
c
)6(2(∆f)7
7
)
Γ(f), (3.11)
while the optimal value of λ to minimize PNTF is equal to
√
3
5 [105]. Then PNTF is
given by (to be compared with equation 3.11):
PNTF =
(
4π
c
)6(2(∆f)7
175
)
Γ(f). (3.12)
The variation of PNTF versus λ is shown in figure 3.9 for an OSR equal to 64. A large
error of λ, because of imprecision of the resonance frequency of resonators, results in a
large deterioration of the modulator resolution. Imprecision of the resonance frequency
of resonators is because of the sensitivity of resonators to the manufacturing process,
temperature variations and non convenient impedances of connected electronic circuits.
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Figure 3.9: Variation of PNTF versus λ.
Although the optimal λ may never attained, the resonator resonance frequency must
be as immune as possible to these parameters.
The ideal transfer function of a second-order band-pass resonator with a finite Q-
factor is given by:
Hi(s) =
bs
s2 + ωrQ s+ ω
2
r
. (3.13)
Because of parasitic parameters its practical transfer function contains high-order poly-
nomials in the numerator and in the denominator:
Hp(s) =
b0 + b1s+ b2s
2 + ...+ bi−1si−1
a0 + a1s+ a2s2 + ...+ aisi
. (3.14)
The extra poles and zeros are the representatives of harmonic contents and anti-
resonances. The influence of them on the resonator performance can be reduced by
a proper electronic control circuit. However, the existence of a constant term in the
numerator may cause several issues on the design of the electronic control circuit in
DC-level since the resonator is not anymore an open-circuit at DC. In order to avoid
these kinds of issues, a structure able to present a real band-pass transfer function
(without constant term in the numerator) is always preferred.
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3.4 Specifications of modulator topology for high-loop-
delays
3.4.1 NTF implementation
Regardless of the used method to synthesize the global filter transfer function (G(s)),
the implementation of the topology of figure 2.17 faces several problems because of the
method employed to implement D(z).
The intermediate terms of D(z) corresponding to a delay value larger than the ADC
delay but less than the loop delay (ADC+DAC delay) are implemented by a fast DAC.
The performance of high-order Σ∆ modulators is sensitive to the DAC performance
while fast DACs are generally non-linear components.
The first terms of D(z) corresponding to a delay value less than the ADC delay are
implemented through the sampler output. Because of the sampling function, the im-
plementation of T1(z) is only feasible with switched-capacitor or switched-current tech-
niques. The speed of these techniques are bounded which results in limiting the modu-
lator speed. Moreover, making a direct feedback from the sampler output to its input
without passing through the modulator global filter (G(s)), injects a part of the sampler
noise directly to the forward path.
The topology of figure 3.10 is another representation of that of figure 2.17. The A/D
Figure 3.10: Another representation of figure 2.17.
part may be simplified by using the linear model of the ADC. This leads in illustrated
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topology in figure 3.11.
Figure 3.11: Linear model of the A/D part of figure 3.10.
Then, the relation between w(z), h(z) and y(z) is given by:
h(z) = T1(z)h(z) + w(z) + (T2(z) + T3(z))y(z). (3.15)
Moreover, the output signal (y(z)) can be defined as a function of e(z) and h(z):
y(z) = e(z) + h(z). (3.16)
Substituting h(z) from equation 3.15 into equation 3.16 gives a new expression of y(z):
y(z) = w(z)
1
1− T1(z)− T2(z)− T3(z) + e(z)
1− T1(z)
1− T1(z)− T2(z)− T3(z) . (3.17)
The DT equivalent model of figure 2.17, deduced from equation 3.17, is presented in
figure 3.12.
The NTF and the STF expressions of the topology of figure 3.12 are:
y(z) =
1− T1(z)
1 + F (z)︸ ︷︷ ︸
NTF
e(z) +
F (z) +D(z)
1 + F (z)︸ ︷︷ ︸
STF
x(z), (3.18)
where D(z) is given by:
D(z) =
∑
k
akz
−k = T1(z) + T2(z) + T3(z). (3.19)
A comparison with the NTF and the STF of the original DT modulator given by:
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Figure 3.12: DT equivalent model of figure 2.17.
y(z) =
1
1 + F (z)︸ ︷︷ ︸
NTF
e(z) +
F (z)
1 + F (z)︸ ︷︷ ︸
STF
x(z), (3.20)
shows that the method proposed to implement D(z) changes the modulator perfor-
mance. The modulus of the numerator of the NTF of equation 3.18 (‖1− T1(z)‖) is
studied to evaluate the influence of the method employed to implement T1(z) on the
NTF. Figure 3.13 shows the variation of ‖1− T1(z)‖ versus the modulator central fre-
quency (0.2 < fc < 0.3) and the loop delay (1Ts <delay< 2.5Ts). A discontinuity for
a delay value of 2Ts expected, ‖1− T1(z)‖ is independent to the loop delay. However,
the influence of T1(z) is more important for loop delays larger than 2Ts compared with
loop delays less than 2Ts. This is one of the reasons for which we intend to work with
a loop delay between 1Ts and 2Ts.
On the other side, ‖1− T1(z)‖ depends on the modulator central frequency, in other
word, the performance of the proposed structure in figure 2.17 depends on the modu-
lator central frequency regardless of the used topology to synthesize G(s). Although
this is in contrast with the requirements of an EFBD system, an alternative method
to implement T1(z) does not exist. One may eliminates them in order to release the
design from practical issues (such as fast DAC implementation and switched-capacitor
techniques) though the resulting performance deterioration.
This is a possible solution especially when the loop delay is between 1Ts and 2Ts.
According to the form of D(z) for a loop delay between 1Ts and 2Ts:
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Figure 3.13: Variation ‖1− T1(z)‖ in dB versus fc (0.2 < fc < 0.3) and loop delay
(1Ts < delay < 2.5Ts).
D(z) = a1z
−1 + a2z−2, (3.21)
a2z
−2 is implemented by T3 and a1z−1 is removed by this solution. The inserted error
to the NTF because of removing a1z
−1 is not critical.
Now, assuming that the the loop delay is between 2Ts and 3Ts. Although the design
of the DAC becomes easier because a longer time is available to implement correction
methods to linearize the DAC, the modulator performance is more deteriorated by the
proposed solution. The new form of D(z) when the loop delay is between 2Ts and 3Ts
is given by:
D(z) = a1z
−1 + a2z−2 + a3z−3. (3.22)
Only the last term of D(z) is implemented by T3 and others (a1z
−1 and a2z−2) are
removed by this solution. The inserted error to the NTF is very large and may results
in instability for the modulator central frequencies close to 0.3fs. This is the second
reason for which we intend to work with a loop delay between 1Ts and 2Ts.
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Eliminating T1(z) and T2(z) leads to the topology of figure 3.14. Note that for
fc = 0.25fs, the terms of D(z) are all zero except the last and the proposed topology
in figure 3.14 is exact.
Figure 3.14: Topology obtained by removing T1(z) and T2(z).
3.4.2 Dealing with frequencies other than fc = 0.25fs
Figure 3.15 shows the variation of a1 and a2 (equation 3.21) versus the modulator
central frequency for a 6th-order Σ∆ modulator with a loop delay equal to 1.5Ts. |a1| is
equal to zero when fc = 0.25fs but increases substantially when fc moves from 0.25fs.
Figure 3.15: Variations of a1 and a2 (equation 3.21) versus the modulator central fre-
quency.
The resolution and the modulus margin of the proposed topology (figure 3.14) is
illustrated in figure 3.16 and compared with those of the original DT modulator. The
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resolution of the modulator is unchanged since the absence of T1(z) results in variations
of the NTF poles and not the NTF zeros. Note that the stability of the modulator is
related to the position of the NTF poles and the resolution is related to the position
of the NTF zeros. The modulus margin of the proposed topology is a function of the
modulator central frequency and is significantly deteriorated close to the frequency
band edges (0.2fs and 0.3fs). Therefore a simple synthesize of G(s), whatever the used
structure, is not reliable in terms of stability.
Figure 3.16: Modulus margin (a) and bit resolution (b) of the proposed topology com-
pared with those of the original DT modulator, versus central frequency.
One may propose to modify G(s) in order to compensate for the introduced error to
the NTF because of the absence of T1(z). A proper topology to synthesize G(s) offering
an adequate control on the position of the NTF poles is then required. An optimization
method must be also developed to re-define the parameters of the structure of the global
filter.
3.5 Specifications of STF
In practical applications, the input signal of the A/D converter usually contains both
the desired frequency band and a wide spectrum of interferer. Consequently, due to
interferer, the dynamic range of the modulator is reduced. Filtering the input signal
using a high-order filter is a solution to diminish the input interferer into the converter.
This is not a favored solution in terms of chip area and power consumption because of
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the requirements of high-order filters. Another solution consists in designing a filtering-
STF modulator. Then the power of the out-of-band frequencies is reduced by the
modulator itself. As a result, it is possible to replace high-order input filters with
low-order one.
For this aim, first an analytical method to calculate the STF is required [44]. Since
the STF is a function whose input is CT and its output is DT, it is not possible to define
it directly in the s or the z domain. Some system modifications are necessary for an
exact calculation of the STF. Figure 3.17 explicits step by step the system modifications
[21].
Figure 3.17: System modifications necessary to calculate the exact STF.
In the first step (figure 3.17.a) the modulator filter is divided into a forward-path
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filter (Gx(s)) and a loop filter (Gl(s)). The second step consists in replacing Gl(s) with
its DT equivalent model since the samplers ensures a DT behavior of the loop filter.
Then a sampler is placed in front of the forward-path filter to maintain the equivalence
between figure 3.17.a and figure 3.17.b. The ADC is also replaced with its linear model.
Through figure 3.17.b the input and the output signals of the NTF are in the z domain
and its expression is given by:
NTF (z) =
1
1− Fl(z) . (3.23)
On the contrary, there is no straightforward solution to calculate the expression of
the STF in the s or the z domain. However, the STF can be calculated in the sense
that an input signal at pulsation ω gives, after a possible aliasing, an output component
at pulsation ω − 2kπfs, with −πfs < ω − 2kπfs < πfs:
STF (ejωTs) =
Gx(jω)
1− Fl(ejωTs) . (3.24)
In most conventional modulators, like the topology of figure 3.14, Gl(s) and Gx(s)
are the same filters. Therefore, the global filter transfer function (G(s)) must be modi-
fied to change the STF [106] [107]. This is not a convenient solution because, as shown
in the previous sub-section, strict constraints are imposed on G(s) to attain the re-
quired NTF characteristics. Perceptibly, adding other constraints concerning the STF
shaping would make the design impossible. Another solution, taken into account in
this work, consists in making difference between Gx(s) and Gl(s). Then the STF can
be modified without changing the NTF.
3.6 Conclusion
EFBD structures was chosen as a possible solution to parallelize modulators in order
to widen the frequency band of converters since they are less sensitive to analog im-
perfections compared with other counterparts. However, the requirements of an EFBD
system impose several specifications of a proper modulator.
It has been shown that an OSR equal to 64 is a good compromise between the
required number of modulators to cover the bandwidth of the EFBD and the resolution
of modulators. In order to attain the wanted resolution equal to 16-bits, a 6th-order
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modulator with a 3-bits quantizer was chosen. Although higher-order modulators are
more attractive in terms of resolution, they face serious issues in terms of stability. It
has been also shown that a Q-factor around 100 is a realistic value in the context of
wide-band applications ensuring the modulator resolution.
A resonator able to provide the required Q-factor is needed. Moreover, the in-
fluence of the imprecision of the resonance frequency of resonators on the modulator
performance was studied. It has been shown that a large imprecision results in a large
deterioration of the modulator resolution. Hence, the employed resonator must be as
immune as possible to manufacturing process and temperature variations.
In the present work, the global filter transfer function of a CT modulator is found
through its DT equivalent by an z to s transform. It was shown that an exact practical
implementation of the transform is not possible. Some terms have been removed in
order to avoid practical issues and the loop delay has been considered between 1Ts and
2Ts in order to minimize the introduced error to the NTF. However, the stability margin
of the proposed topology was became a function of the modulator central frequency and
was deteriorated especially for the central frequencies close to the edges of the work-
band. It is possible to compensate for the introduced error to the NTF by modifying
the global filter transfer function.
Design of a filtering-STF modulator is also interesting to reduce the constraints
on input filters of A/D converters. An analytical method to calculate the STF of a
modulator was explained. It was also shown that for most of conventional modulators
modifying the STF without changing the NTF is not possible. Since for a high-order
modulator strict constraints on the NTF are imposed in order to attain a robust stability
margin and to maintain the resolution, the STF shaping must be done without changing
the NTF. Hence, extra solutions are required.
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From the previous chapter, the required specifications of a suitable resonator, in the
context of 6th-order Σ∆ modulators are:
1. The ability of achieving the required Q-factor. In the context of a classical wide-
band modulator with an OSR equal to 64, a Q-factor around 100 is required.
2. Pure band-pass resonator transfer function characteristics (equation 3.13).
3. Accurate resonance frequency with no need of tuning.
4. Good temperature stability.
5. A proper impedance at the resonance frequency. In order to ensure the perfor-
mance of the resonator, the impedance of the corresponding electronic control
circuit must be small compared with the resonator impedance at the resonance
frequency. In practice, if the resonator impedance is too small, the design of the
electronic control circuit faces serious problems.
The most well-known resonator types are studied in this chapter. It is shown
that Lamb Wave Resonators (LWR) are the most appropriate in terms of resonance
frequency range, Q-factor and compatibility with integration technologies. However,
their performance suffer in general from the existence of an anti-resonance frequency.
Solutions are proposed to overcome this issue.
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4.1 Choice of resonator
Classical resonators (Gm-LC, Gm-C, etc), micro-mechanical resonators and piezo-
electric resonators are studied in order to choose the most appropriate.
4.1.1 Classical resonators
4.1.2 Gm-LC resonators
Gm-LC resonators consists of integrated capacitances, inductances and a trans-conductance
amplifier. Gm-LC resonators are more linear than the other classical resonators because
of the possibility of applying linearization techniques to the trans-conductance ampli-
fier. They have also two major disadvantages because of the integrated inductance. A
large chip area is generally required for implementing the integrated inductance [108],
[109]. Moreover, the parasitic resistance of the inductance deteriorates the resonator Q-
factor [96]. Figure 4.1 presents a typical structure of a second-order Gm-LC resonator.
The resonator transfer function is given by:
Vout
Vin
= (
gm
C
)× s
s2 + gmC s+
1
LC
. (4.1)
Figure 4.1: Structure of a typical second-order Gm-LC resonator.
4.1.3 Gm-C resonators
The integrated inductance of Gm-LC resonators can be replaced by an active inductance
in order to decrease the surface of integration. This sort of resonators is known as
Gm-C resonators. Although Gm-C resonators are compatible with various integration
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technologies, their implementation faces serious problems for resonance frequencies over
than 100 MHz. Because of the parasite capacitance and the looped structure, Gm-C
resonators suffer, respectively, from resonance frequency imprecision and stability issues
in high frequencies [110], [111]. A typical structure of a second order Gm-C resonator
is presented in figure 4.2 [112]. The resonator transfer function is as follows:
Vout
Vin
=
gm1
gm2
1 + gm3C1gm2gm4 s+
C1C2
gm3gm4
. (4.2)
Figure 4.2: Structure of a typical second-order Gm-C resonator.
RC resonators [113], RONC-C resonators [114] and AOP-C resonators are other
common kinds of classical resonators. The common disadvantage of these resonators is
their low Q-factor. Q-enhancement circuits, based on negative resistors, are inevitable.
However, Q-factor of these resonators does not exceed from 25 [115], [116]. When the
value of the negative resistor is close to the resonator parasitic resistance, the resonator
is close to instability zone. Moreover, Q-enhancement techniques deteriorate the lin-
earity and the dynamic range of resonators. Another disadvantage of such resonators
is the characteristics of the transfer function. Indeed they have not an open-circuit
behavior at DC because of parasitic resistance resulting in the existence of b0 in the
numerator of equation 3.14. Hence, these resonators do not satisfy the specifications
of a suitable resonator for Σ∆ modulator application.
4.1.4 Micro-mechanical resonators
The resonance, in the context of a micro-mechanical resonator (MEMS), is obtained via
the vibration of a micro-machined. This principle is implemented by different structures
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such as vibrating beam [117], square extensional [118], ring resonator [119], etc. Figure
4.3 shows the schematic view of a vibrating beam resonator.
Figure 4.3: Schematic view of a typical vibrating beam MEMS.
MEMS are capable of high Q-factors (up to 170000) in a large frequency band but
their major disadvantages are:
1. Micro-mechanical resonators are generally encapsulated in order to increase their
Q-factor [120]. The encapsulation process is costly and not easily compatible with
integration technologies.
2. They require a large biasing voltage between 10 V and 100 V , depending on
off-chip [121] or on-chip [122] applications, in order to reduce the impedance at
the resonance frequency. This range of biasing voltage is not permitted in low-
consumption integrated circuits.
Indeed, the performance of MEMS resonators is interesting in terms of Q-factor
[123] but the main issue is the integration problems on a low-cost low-consumption
monolithic chip.
4.1.5 Piezo-electric resonators
A piezo-electric material like AlN and ZnO changes dimensions when it is exposed to
an AC electric field. The frequency at which the piezo-electric vibrates most readily,
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and most efficiently converts the electrical energy input into mechanical energy, is the
resonance frequency. In the context of a piezo-electric resonator, the electrical field is
produced by electrodes and the resonance frequency is set by determining the distance
between them. Indeed, this distance must be equal to λ/2 where λ is the wave length of
the produced electrical field and depends on the piezo-electric constants. The relation
between λ and the resonance frequency is given by:
fr =
c
λ
, (4.3)
where c is the speed of the sound in the piezo-electric material.
Piezo-electric resonators are in general capable of a high Q-factor (up to 1000).
Their resonance frequency is accurate and they are not very sensitive to temperature
variation. Depending on the geometrical direction of the material vibration, they are
classified in three different categorize.
4.1.5.1 Surface acoustic wave resonators
A surface acoustic wave (SAW) travels the surface of the piezo-electric material. The
wave amplitude reduce exponentially with depth into the substrate. A typical struc-
ture of SAW resonators is shown in figure 4.4. the SAW wave propagate either towards
Figure 4.4: Schematic view of a typical SAW resonator.
reflectors and back to the Inter-Digital Transducers (IDTs) where it is converted back
to electrical signal [124], [125]. The resonance frequency of SAW resonators in high
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frequencies is limited by the lithography resolution [126]. However, they can operate
at selected harmonic frequencies, depending on the metalization ratio (the relation be-
tween the IDT width and the distance between IDTs). SAW resonators are available
for the resonance frequencies between 30 MHz and 2.7 GHz [127]. The main disad-
vantage is the direction of propagation of acoustic wave which is not compatible with
piezo-electric deposition on a Si-substrate [128]. As a result the integration of SAW
resonators is not easily done on a monolithic circuit and they are used in general as
discrete components.
4.1.5.2 Bulk acoustic wave resonators
A Bulk Acoustic Wave travels the bulk of the piezo-electric material rather than the
surface [129]. Then the propagation is compatible with piezo-electric deposition on a
Si-substrate [128]. Although two common types of BAW resonators are reported, the
piezo-electric material is confined between two electrodes regardless of the structure.
In Solidly Mounted Resonators (SMR) structure (figure 4.5.a) the isolation between
the piezo-electric layer and the substrate is made by a Bragg reflector while Film Bulk
Acoustic Resonators (FBAR) structure (figure 4.5.b) is identical to the first one but the
acoustic isolation is achieved by removing the silicon substrate underneath the active
region of the resonator [130].
Figure 4.5: Schematic views of a typical SMR resonator (a) and a typical FBAR resonator
(b).
The resonance frequency of BAW resonators is inverse by proportional to the ma-
terial thickness (H). As an instance, the material thickness must be equal to 6 µm
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to obtain a resonance frequency of 800 MHz for a simple structure [131]. Note that
6 µm is the largest possible thickness for most of the integration technologies. As a
consequence, the resonance frequency of BAW resonators is limited between 800 MHz
and 10 GHz [130]. Since the modulator sampling frequency, in this work, is equal to
400 MHz, BAW resonators are not convenient.
4.1.5.3 Lamb wave resonators
The velocity of lamb waves depends on the relation between the wavelength and the
width of the material [132]. Lamb waves propagate in two symmetry and asymmetry
modes shown in figure 4.6. Since the propagation is done in two dimension (X and y)
the properties of a lamb wave is quite complex compared with bulk or surface acoustic
waves [133].
Figure 4.6: Symmetric (a) and asymmetric (b) modes of lamb wave.
LWRs are based on symmetric propagation mode of lamb waves. Although, the
configuration of LWRs is similar to FBAR resonators and is composed of a confined
piezo-electric material between two electrodes [131] (figure 4.5.b), LWRs present a
major advantage compared with BAW resonators. The resonance frequency of BAW
resonators depends only to the thickness of the piezo-electric material while LWRs offer
two parameters to tune the resonance frequency which are the material width and the
material thickness. Hence, the LWR resonance frequency can reach values as small
as 40 MHz. In [134] the material thickness of the designed LWR with a resonance
frequency equal to 150 MHz is equal to 1.5µm while the width of the material is equal
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to 26µm. In spite of this advantage, LWRs are limited in high frequencies because of
the limits of the integration technologies [134].
The common disadvantage of piezo-electric resonators is the presence of an anti-
resonance in their frequency response caused by the parasite capacitance between the
electrodes. Hence, their transfer function does not have a pure band-pass resonator
transfer function form. However, compared with classical resonators (Gm-C, Gm-LC,
et), b0 in the numerator of equation 3.14 does not exist. As a result, piezo-electric
resonators are open-circuit at DC.
Of all these solutions, LWRs are the only one able to work in the band of interest
of the present work with no integration issue.
4.2 Characteristics of LWRs
4.2.1 Electrical model
In general the Butterworth-Van Dyke electrical model (figure 4.7) is used to model
a piezo-electric resonator around its fundamental resonance frequency [135]. Rm, Cm
and Lm are, respectively, the motional resistance, capacitance and inductance. Rm
Figure 4.7: Equivalent model of a one-port piezo-electric resonator.
represents the acoustic losses of the resonators and C0 is the inherent static capacitance
between the input and output electrodes. C0 depends on the electrical permittivity (ǫ)
of the acoustic material, the thickness (H) of the resonator and the surface (S) of the
electrodes:
C0 =
ǫS
H
. (4.4)
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The resonance pulsation (ωs = 2πfr) and the anti-resonance pulsation (ωa = 2πfa)
of piezo-electric resonators depend on the wave guide characteristics of the acoustic
material and the shape of the electrodes. The resonator must be modeled through the
finite element method to extract ωr and ωa. Since the width and the thickness of the
material (figure 4.8) must be at least taken into account, a 3-D simulator, like HFSS,
is required. Afterward the following relations link ωr and ωa to the electrical model
parameters:
ωr =
1√
LmCm
; ωa =
√
Cm + C0
LmCmC0
; Q =
1
Rm
√
Lm
Cm
. (4.5)
Figure 4.8: Lamb wave resonator working on (a) fundamental (b) third harmonic.
The resonator impedance is given by:
Zres(s) =
1
C0s
s2 + RmLm s+
1
LmCm
s2 + RmLm s+
Cm+C0
LmCmC0
. (4.6)
Also, the approximate transfer function of LWR around the resonance frequency is as
follows:
Hres =
Iout
Vin
=
(Cm + C0)s+RmCmC0s
2 + C0LmCms
3
1 +RmCms+ LmCms2
. (4.7)
Since LWR must be driven in voltage-mode and its output is in current-mode, the LWR
transfer function is a trans-inductance function.
The present work is based on the parameters (given in table 4.1) of an LWR designed
in [131]. The finite element model is done with ATILA software [136]. This design is
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chosen because the resonance frequency of the resonator corresponds to the frequency
band of interest in this work. Moreover, its Q-factor corresponds to the requirements
of classical wide-band Σ∆ modulators.
Table 4.1: Employed LWR characteristics [131]
fr Rm Cm Lm C0 Q
100 MHz 100 Ω 212 fF 12 nH 1.8 pF 75
4.2.2 Anti-resonance
Due to the parasitic capacitance (C0), the LWR does not have an ideal second-order
resonator transfer function (equation 4.7). The frequency response of the considered
LWR (table 4.1) is represented in figure 4.9.
Figure 4.9: Frequency response of the LWR corresponding to table 4.1.
The global filter G(s) transfer functions of an MSCL 6th-order Σ∆ modulator em-
ploying a pure resonator transfer function and that of the considered LWR are compared
in figure 4.10. Visibly, the parasitic capacitance deteriorates the modulus of the global
filter close to the central frequency and, predictably, the modulator performance.
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Figure 4.10: Comparison the global filter transfer function of a 6th-order Σ∆ modulator
employing an ideal band-pass resonator and a practical LWR.
A solution to eliminate the anti-resonance frequency is represented in figure 4.11. A
compensation capacitance (Cc) is put in parallel with the parasitic capacitance of the
resonator. The idea consists in driving the resonator and the compensation capacitance
in differential-mode.
Figure 4.11: Principle of anti-resonance cancellation.
As a result, Cc effectively acts as a negative capacitance. The transfer function of the
compensated resonator (figure 4.11) is given by:
Hres =
Iout
Vin
=
Cms+ (C0 − Cc)(LmCms3 +RmC2m + s)
1 +RmCms+ LmCms2
. (4.8)
The anti-resonance is eliminated if Cc is equal to C0 and the resulting transfer
function is given by:
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Hres =
Iout
Vin
=
Cms
1 +RmCms+ LmCms2
. (4.9)
The frequency responses of the non-compensated resonator and that of the fully-
compensated resonator corresponding to table 4.1 are compared in figure 4.12.
Figure 4.12: Compensated resonator and non-compenated resonator transfer functions.
4.2.3 Quality factor
The Q-factor of a piezo-electric resonator depends mostly on two factors:
1. Acoustic losses which are the result of dissipation in the piezo-electric material,
the membrane and the electrodes.
2. Electrical losses which are related to the resistivity of the electrodes.
Nowadays, the trend in the design of piezo-electric resonators is to diminish both
of loss mechanisms in order to increase the Q-factor. Table 4.2 presents the state of
the art of LWR design. These LWRs achieve high Q-factors (above 1000) while the
required Q-factor in the present work is around 100.
One may decrease the Q-factor by increasing the electrical losses, in other words by
adding an electrical resistance in series with the motional resistance (Rm). This is not
a convenient solution when considering the difference between the effects of acoustic
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Table 4.2: State of the art of LWRs
Structure Lamb [134] Lamb IDT [137] Lamb [138] Flexion [139] Contour [140]
fr 92MHz 570MHz 885MHz 210MHz 230MHz
Q 2000 880 3000 3000 4300
losses and those of electrical losses on the Q-factor. As can be seen from figure 4.13,
increasing electrical losses results in decreasing the Q-factor but also in decreasing the
magnitude at the resonance frequency. Hence, a larger amplification is required to
compensate for the insertion loss which complicates the design of the electronic control
circuits. On the other side, increasing acoustic losses results only in decreasing the
Q-factor with no magnitude changes at the resonance frequency.
Figure 4.13: Influence of electrical (a) and acoustic (b) losses on the Q-factor.
State of the art of LWRs is low dissipation resonators designed to obtain a large
Q-factor. This is the main drawback of using LWRs in wide-band Σ∆ modulators.
Although our research indicates that the design of a convenient LWR is possible by
using high-loss piezo-electric materials and new structures, this is an independent field
of research which is beyond the scope of this work.
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4.2.4 Harmonic content
The harmonic content of resonators are an issue in electronic design. Because of the
presence of a sampler in the Σ∆ modulator loop, high-order harmonics may be folded
back into the frequency band of interest. Usually a low-pass filter is used to reduce
the magnitude of the resonator harmonics. Such a solution introduce a phase delay
in the Σ∆ modulator loop. Moreover, the electronic control circuits are designed in
differential-mode to eliminate the even harmonics. However, the influence of reduced
interferer on the modulator performance must be studied.
For this aim, an electrical equivalent model of the harmonic content is required.
As a result the harmonics resonance, anti-resonance and parasitic capacitance must
be extracted through simulation. Since the harmonics properties of the considered
LWR is unknown for us, an approximate model represented in figure 4.14 is used to
model the third and fifth harmonics of LWR. The even harmonics are eliminated in a
differential-mode design and the magnitudes of higher-order harmonics are generally
small.
Figure 4.14: Approximate electrical model of LWR considering the third and fifth har-
monics.
For the sake of simplicity, the acoustic losses at harmonics frequencies are considered
equal to those of the fundamental resonance frequency. Then Rm = RH3 = RH5.
Also, the parasitic capacitances at harmonics are neglected. Since the third harmonic
pulsation (ωH3) is equal to 3ωr and that of the fifth harmonic is equal to 5ωr, CH3,
LH3, CH5 and H3 can be calculated as follows:
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{
CH3 =
1
3∗Q∗Rm∗ωr , LH3 =
Q∗Rm
3∗ωr
CH5 =
1
5∗Q∗Rm∗ωr , LH5 =
Q∗Rm
5∗ωr .
(4.10)
Finally, gH3 and gH5 determine the magnitude of the frequency response of the res-
onator at harmonic frequencies. They depend on the waveguide properties of the LWR
and can be extracted from simulation. In the present work, they are set by hand to
determine the stability limits of Σ∆ modulators as explained in the following chapter.
The resulting frequency response for typical values of gH3 and gH5 is shown in figure
4.15.
Figure 4.15: Frequency response of the electrical model of figure 4.14
4.3 Resonator circuit
The performance of high-order modulators is sensitive to the resonator performance.
Therefore, a robust electronic control circuit is required to ensure the performance of
the LWR. Indeed, the LWR performance is guaranteed by adequate input and output
impedances of the electronic control circuit and anti-resonance cancellation. Moreover,
the resonator gain must be provided by the control circuit since LWRs are passive
devices. Figure 4.16 presents the required electronic control circuit to overcome the
issues where x is the representative of LWR.
The structure includes two buffer stages. Note that a Σ∆modulator contains several
nodes where the output of different components must be added together. Hence, the
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Figure 4.16: Electronic control circuit of the LWR.
modulator usually works in current-mode because the add function can be done easily
by mixing the signal paths with no need of extra enhancement. As a result, the input of
the resonator circuit is in current-mode while LWRs must be driven in voltage-mode.
Therefore, the first buffer is a trans-impedance circuit converting the input current
to a drive voltage. It also provides the resonator gain and a low output impedance.
The output of the LWR is in current-mode so the second buffer is a current-to-current
converter providing a low input impedance. The equivalent model of the positive path
of the proposed structure is shown in figure 4.17.
Figure 4.17: Equivalent model of the positive path of the electronic control circuit.
gm is the trans-impedance gain of the first buffer given by:
gm =
g0
1 + sωb
, (4.11)
where g0 is the DC trans-impedance gain and ωb is the first pole frequency. The other
poles frequency, including the second buffer ones, are not considered because they are
not critical. Although the first buffer output impedance (Zb1) and the second buffer
input impedance (Zb2) must be theoretically null, this is not possible in practice. Then,
they must be sufficiently small compared with the resonator impedance at the resonance
frequency. The transfer function of the proposed topology is then as follows:
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Hres =
Is
Iin
=
((Zb1 + Zlwr)−1 − (Zb1 + 1
Ccs
)−1)−1
+ Zb2
( g0
1 + sωb
)
, (4.12)
where Hlwr is given by:
Zlwr =
(
1
Rm + Lms+
1
Cms
+
gH3
RH3 + LH3s+
1
CH3s
+
gH5
RH5 + LH5s+
1
CH5s
+
1
C0s
)−1
.
(4.13)
Assuming that the amplitude of the harmonics are negligible (gH3 = gH5 ∼= 0), the
buffers are well designed (g0 >>
1
LmCm
, Zb1 ∼= Zb2 << Zres, ωb >> 2 ∗ πfc ) and
Cc = C0, the transfer function of figure 4.16 can be expressed by:
Hres =
Is
Iin
=
g0Cms
1 +RmCms+ LmCms2
. (4.14)
Although equation 4.14 is not achievable in practice, it is useful to synthesize the
modulator global filter transfer function. Afterward, equation 4.12 is used to study the
influence of analog imperfections of the resonator on the modulator performance.
4.4 Conclusion
In order to find the most suitable kind of resonators, three sorts of resonators (classical
resonators, micro-mechanical resonators and piezo-electric resonators) were studied.
Although the classical resonators are the most compatible with integration technologies,
they are not able to provide large Q-factors. Moreover, employing Q-enhancement
circuits deteriorates the linearity of resonators.
Micro-mechanical resonators were also considered. High Q-factor is one of major
characteristics of MEMS. However, integration issues caused by the encapsulation and
their high bias voltage prevents the use of MEMS.
Finally, the resonators based on the piezo-electric material have been studied. They
are categorized in three common types (SAW, BAW and LWR resonators). Although
they are able to attain large Q-factors, they are not all convenient for the aim of the
present work. The main disadvantage of SAW resonators is the integration difficulties.
BAW resonators can be integrated but their resonance frequency can not be smaller
71
4. LAMB WAVE RESONATORS
than 800 MHz. LWRs make it possible to work with a resonance frequency between
40 MHz and 900 MHz. Therefore, it seems that LWRs are good candidates, com-
pared with other kinds of piezo-electric resonators, for being used in Σ∆ modulator
applications.
An approximate electrical model of LWRs based on Butterworth-Van Dyke electrical
model was presented to model the LWR close to its fundamental resonance frequency.
This model makes it possible to take into account the existence of the third and fifth
harmonics of the LWR.
An electronic control circuit has been also proposed to overcome the main issues
of LWRs (anti-resonance cancellation and low impedance connections). The transfer
function of the proposed circuit, including major non-idealities, has been calculated in
order to study the influence of analog imperfections on the modulator performance.
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If the loop delay is between 1Ts and 2Ts and fc 6= 0.25fs the topology of figure 3.14
is not an exact implementation of equation 2.13 but an approximate one. Because of
the absence of T1(z), the resulting NTF does not correspond to that of the original DT
modulator. Indeed, compared with the exact implementation of equation 2.13 (figure
2.17), the modulus of the equivalent DT loop filter is maintained close to the modulator
central frequency (figure 5.1.a) while the positions of the NTF poles are modified (figure
5.1.b).
Figure 5.1: Influence of T1(z) = a1z
−1 on the modulus of the DT equivalent of the global
filter (a) and the position of the NTF poles (b) for fc = 0.22fs.
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Therefore, as it is shown in the simulation results of the proposed topology (figure
3.16), the stability margin is reduced when moving toward the band edges (0.2fs and
0.3fs) and the resolution is not affected. In practice, this reduced stability margin
is not satisfying in terms of analog imperfections. Indeed, the modulator becomes
almost certainly instable by analog imperfections especially at the band edges (0.2fs
and 0.3fs). Therefore, a proper design methodology is required. The objective is to
increase the stability margin as well as maintaining the resolution across the frequency
band of interest (0.2fs < fc < 0.3fs) by modifying the global filter transfer function.
First of all, a convenient topology to synthesize the global filter transfer function
(G(s)) is needed. This topology must provide an adequate control of the position of
the NTF poles by simple means. The topologies proposed in recent studies are based in
general on multi-feedback techniques [141], [63]. The control of the NTF poles is done
by separately tuning the pulses of two DACs in the feedback loop. Extra feedbacks are
also needed to compensate for excess loop delay [142]. Since high-order modulators are
sensitive to DAC linearity, this is not a convenient solution to control the position of
the NTF poles. Assuming that eDAC is the introduced error by the DAC to its analog
output signal (eDAC = DACoutput − ∆DACinput, where ∆ represents the gain of the
DAC), in [143] it is shown that the following relation must be respected to ensure the
performance of the modulator:
erms
DOmax
<
1√
2 ∗ 2ENOB+1 , (5.1)
where eems is the root mean square of eDAC and DOmax is the full-scale input of the
DAC. As an instance, to attain a resolution up to 18-bits, the maximum of the intro-
duced error must be less than 2−19. Although this precision is out of reach regardless of
the employed technology, DAC linearity is achievable by Dynamic Element Matching
(DEM) algorithms [143], [144], [145], [146], [147]. These methods result in increas-
ing the consumption and the size of the circuit. These disadvantages are doubled for
multi-feedback techniques.
In this chapter, we propose a new topology based on weighted feedforward techniques
to implement the CT global filter transfer function. The main advantages include using
only one DAC with a single feedback path and providing the control on the position
of the NTF poles with feedforward coefficients. An exact method of synthesis is also
proposed to find a proper start-point for the optimization method.
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Since CT modulators are sensitive to analog imperfection, a sensitivity study is
required to determine the influence of non-idealities on the modulator performance.
The sensitivity study is based on the results of the synthesis method and the ideal
components are replaced by their simple models, including their major non-idealities,
to determine the most troublesome parameters.
The sensitivity study shows that because of the considered non-idealities, the mod-
ulator is instable even for fc = 0.25fs. Note that the topology of figure 3.14 is exact for
fc = 0.25fs. Therefore, analog imperfections must be also considered in the optimiza-
tion method. The flowchart of the proposed optimization method is shown in figure
5.2.
Figure 5.2: Proposed optimization method.
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In order to be reliable in practice, the system-level model of the designed analog
components in transistor-level in the chosen technology kit must be extracted. The
ideal components of the modulator are replaced by the extracted model accounting
non-idealities. Afterward, the modifiable parameters of the proposed structure are
optimized to recover the modulator performance.
When the optimization does not converge, this means that the deviation of the char-
acteristics of the transistor-level designed components from their nominal values is
extremely large. Then, from the sensitivity study, the constraints on the design of the
troublesome parameters should become more strict. When the optimization method
converges, the performance of the modulator is guaranteed in practice.
Adding new constraint to the optimization method in order to obtain a filtering-
STF is not realistic. Some signal paths are added to the proposed topology to be able
to modify the STF without changing the global filter.
5.1 Modulator global filter synthesis
5.1.1 Global filter topology
The topology of figure 5.3 is proposed to synthesize the global filter transfer function.
Figure 5.3: The topology proposed to synthesize the global filter transfer function.
Three band-pass resonators are put in series and their transfer functions are given
by:
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HResi =
numi(s)
deni(s)
=
bis
ai1 + ai2s+ s2
=
bis
ω2ci +
ωci
Qi
s+ s2
. (5.2)
The global filter transfer function (G∗(s)) of the proposed topology is given by:
G∗(s) = HRes1 [(F1 +HRes3)HRes2 + g2 + g1HRes3 ] . (5.3)
Substituting HResi in equation 5.3 by equation 5.2 results in:
G∗(s) =
b1s
a11 + a12s+ s2
[(
F1 +
b3s
a31 + a32s+ s2
)
b2s
a21 + a22s+ s2
+ g2 + g1
b3s
a31 + a32s+ s2
]
.
(5.4)
G∗(s) can be also represented by :
G∗(s) =
c5s
5 + c4s
4 + c3s
3 + c2s
2 + c1s∏i=1
3 deni(s)
. (5.5)
The denominator of G∗(s), determining the modulator resolution, is already set by
imposing the resonator resonance frequency and the Q-factor through the explained
specifications in chapter II (figure 3.8 and figure 3.9). Considering the form of the
numerator of G∗(s) (equation 5.5), synthesizing the modulator global filter transfer
function (G(s) calculated through equation 2.13) by G∗(s) meets two major problems.
1. The topology of figure 5.3 provides, only, four independent modifiable parameters
useful to fit G(s) by G∗(s). Four degrees of freedom (F1, g1, g2 and b2) are not
sufficient to synthesize a fifth-order polynomial. Note that in the framework of the
modulator linear model, the influence of b1 and b3 are not independent of other
parameters. The proposed solution consists in replacing F1 by a gain coefficient
in parallel with a pure weighted integrator:
F1 = g3 + g4
1
s
. (5.6)
F1 is not chosen arbitrarily to be replaced. In practice, there is no intention to
implement a pure integrator and g4 is used only to provide a sufficient number of
degree of freedom to synthesize G(s). F1 is the best choice to be replaced because
the influence of g4, at this position, on the modulator performance is negligible
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across the frequency band of interest and it can be removed. Also, it does not
lead to changes of the form of G∗(s).
2. The global filter transfer function of a 6th-order modulator found through equa-
tion 2.13 for a DAC delay equal to 1.5Ts at fc = 0.25fs is given by:
G(s) =
1.66s5 + 0.55s4 + 8.28s3 + 0.65s2 + 9.9s− 1.77
s6 + 0.062s5 + 7.40s4 + 0.30s3 + 18.26s2 + 0.38s+ 15.01
. (5.7)
As it is shown, the numerator of G(s) contains a constant term equal to 1.77
(named also s0 term) whereas the numerator of G∗(s) does not. As a result, the
proposed topology is generally not capable of synthesizing G(s) because the global
filter transfer functions are not corresponding. In order to achieve a corresponding
G(s) to G∗(s), the s0 term in the numerator of G(s) must be equal to zero. In
the next section, it is shown that this term varies with the value of DAC delay
and it is possible to make it equal to zero by tuning the DAC delay.
5.1.2 DAC delay management
The variation of the constant term of the numerator of G(s) versus DAC delay is
represented in figure 5.4 for different modulator central frequencies in the frequency
Figure 5.4: Variation of the constant term versus DAC delay for several fc.
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band of interest. Note that, for the sake of simplicity, the DAC delay is defined as the
sum of the delays of all components of the modulator loop (including the analog part,
the ADC and the DAC).
The results show that across the frequency band of interest, it is always possible
to find a value of DAC delay for which the constant term is equal to zero. Moreover,
the found DAC delays are between 1Ts and 2Ts. Figure 5.5 presents the values of DAC
delay for which the constant term is equal to zero versus the central frequency of the
modulator.
Figure 5.5: DAC delay value canceling out the constant term versus the modulator central
frequency.
For example, when fc = 0.25fs, the DAC delay must be equal to 1.41Ts (from figure
5.5) and G(s) becomes as follows (to be compared with equation 5.7):
G(s) =
1.62s5 + 0.83s4 + 8.21s3 + 2.00s2 + 10.01s+ 1.61e−6
s6 + 0.062s5 + 7.40s4 + 0.30s3 + 18.26s2 + 0.38s+ 15.01
. (5.8)
The resulting G(s) is now synthesizable by G∗(s).
5.1.3 Synthesis method
Figure 5.6 is the resulting topology by replacing F1 with g3 + g4
1
s .
Therefore, the numerator of G∗(s) (equation 5.5) can be expanded as follows:
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Figure 5.6: Developed topology of figure 5.3.

c5 = b1g2,
c4 = b1(g2a32 + b2g3 + g1b3 + g2a22),
c3 = b1(g2a31 + g2a21 + b2b3 + g1b3a22 + g2a22a32 + b2g3a32 + b2g4),
c2 = b1(g2a21a32 + g2a22a31 + b2g3a31 + g1b3a21 + b2g4a32),
c1 = b1(g2a21a31 + b2g4a31).
(5.9)
The numerator (NG(s)) and the denominator (DG(s)) of G(s) must be, respectively,
equated to the numerator (NG∗(s)) and the denominator (DG∗(s)) of G
∗(s). This results
in a non-linear system of equations given by:

∑m
j=1DG(s)ms
m =
∑m
j=1DG∗(s)ms
m ∀s∑n
i=1NG(s)ns
n =
∑n
i=1NG∗(s)ns
n ∀s
(5.10)
Newton’s method is employed to find the vector of unknown parameters: [b2, g1, g2, g3, g4].
In this step, b1 and b3 are chosen arbitrarily and their values are, respectively, equal to
−1 and 0.2. Table 5.1 is the results of Newton’s method for different central frequencies.
The values of T3 are also presented which are the results of equation 2.13.
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Table 5.1: Synthesized parameters for different modulator central frequencies
Central frequency 0.21fs 0.23fs 0.25fs 0.27fs 0.29fs
b2 0.6860 0.7004 0.7158 0.7319 0.7489
g1 1.1028 0.9011 0.6813 0.4340 0.1482
g2 1.7123 1.6592 1.6211 1.5952 1.5796
g3 0.7976 0.8372 0.8837 0.9383 1.0032
g4 0.0291 0.0424 0.0586 0.0784 0.1029
T3 −0.9548 −0.7702 −0.5825 −0.3949 −0.2102
Figure 5.7: Evolution of unknown parameters versus the modulator central frequency.
From figure 5.7, the value of g4 is negligible across the frequency band of interest and
this term can be removed. The final structure is shown in figure 5.8. The performance
(modulus margin and bit resolution) of the structure of figure 5.6 is compared with that
of the approximate structure of figure 5.8 to show the influence of g4. The resolution of
the modulator is not affected (figure 5.9.b) since it is in relation with the position of the
poles of the global filter. On the other side, the stability margin is slightly affected for
modulator central frequencies close to 0.3fs (figure 5.9.a) because g4 becomes a larger
value.
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Figure 5.8: Final topology of the modulator.
Figure 5.9: Comparison of the performance of the topology of figure 5.6 with the topology
of figure 5.8.
5.2 Analog imperfections
Analog imperfections (or non-idealities) are the deviation of the characteristics of the
practical component from those of the ideal component. Analog imperfections are
inevitable and depend on the manufacturing process (like the position of chip on the
wafer) and the characteristics of the chosen technology kit.
A sensitivity study is required to know the influence of different non-idealities on
the modulator performance and recognize those with the largest influence. For this
aim, major non-idealities of each component are modeled by their simple models. For
example, equation 4.12 is used for modeling the imperfections of the resonator control
circuit shown in figure 4.17 (the compensation capacitance mismatch, the buffers cut-off
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frequencies and the input and the output impedances of the buffers). The sensitivity
study is done for fc = 0.25fs. In each part of this study, only one parameter is taken into
account while the others are considered as ideal. Finally, the modulator is simulated
with whole the non-idealities.
5.2.1 Compensation capacitance
In practice, there always exists a mismatch between the compensation capacitance (Cc)
and the resonator parasitic capacitance (C0) (figure 4.11). As a result, the value of the
parasitic term in the numerator of equation 4.8 ((C0 − Cc)(LmCms3 + RmC2m + s)) is
not equal to zero. Figure 5.10 shows the influence of Cc mismatch on the resonator
performance for different percentage of error. For a mismatch less than 15% the para-
sitic term effectively acts as a high-pass filter and for mismatches larger than 15% the
anti-resonance frequency re-appears.
Figure 5.10: Influence of the mismatch between Cc and C0 on the frequency response of
th resonator for different values of error.
The influence of Cc mismatch on the stability margin, the global filter transfer function
(G(s)) and the position of the NTF poles is shown in figure 5.11.
As it is shown, the modulator becomes instable for a mismatch larger than 2.5%. Since
the stability of the modulator is highly sensitive to this parameters, extra solutions must
be considered to compensate for this imperfection. On the other side, the resolution of
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Figure 5.11: Influence of mismatch between Cc and C0 on the modulus margin (a), the
global filter transfer function (G(s)) (b) and the position of the NTF poles (c).
the modulator is not affected as long as the modulator stability is maintained because
the modulus of G(s) is not deteriorated close to the modulator central frequency.
5.2.2 Buffers cut-off frequency
Figure 5.12 presents the frequency response of the resonator for different value of Cc
when the buffer cut-off frequency is infinite (ωb = ∞) and when the buffer has a pole
at 4ωc, where ωc = 2πfc. Although, theoretically, the cut-off frequency of the buffers
should be far away from the operating frequency, it seems from figure 5.12 that the
buffer cut-off frequency and the compensation capacitance mismatch act in opposition
and they can mitigate with each other to decrease the out-of-band response with no
need for additional components. Note that this is correct when the mismatch is less
than 15% and results only in a high-pass behavior. For a mismatch larger than 15%
the anti-resonance reappears and the cut-off frequency of the buffers is useless.
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Figure 5.12: Frequency response of the resonator for Cc = 1.02C0 (a), Cc = 1.10C0 (b)
and Cc = 1.15C0 (c) when the buffers are ideal (ωb = ∞) and when they have a pole at
ωb = 4ωc
5.2.3 Input and output impedances of the buffers
The output impedance of buffer1 (zb1) and the input impedance of buffer2 (zb2) are in
series with the impedance of the LWR (figure 4.16). Assuming that zb1 and zb2 have
an ohmic behavior close to the operating frequency and C0 is correctly compensated,
the Q-factor of the loaded resonator is given by:
Q =
1
zb1 +Rm + zb2
√
Lm
Cm
. (5.11)
Non-zero zb1 and zb2 result in reducing the Q-factor. Therefore, the gain of the
forward path is decreased. The resulting loss of the resolution of the modulator is
considerable when zb1 and zb2 are comparable with Rm. The resonator resonance
frequency is also affected by the imaginary part of zb1 and zb2 when they are large.
The influence of an ohmic zb1 and zb2 on the stability margin, the global filter transfer
function (G(s)) and the position of the NTF poles is shown in figure 5.15. When
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zb1 = zb2 =
Rm
2 = 50Ω, the amplitude of the global filter is decreased almost 10 dB.
This is equivalent of losing 1-bit of the resolution.
Figure 5.13: Influence of an ohmic zb1 and zb2 on the modulus margin (a), the resolution
(b), the global filter transfer function (G(s)) (c) and the position of the NTF poles (d).
5.2.4 Harmonics of LWR
Since the properties of the harmonics of LWRs are unknown in the present work,
the amplitude of the harmonics is increased arbitrarily to study the influence of this
parameter on the modulator performance. The influence of the amplitude of the third
and the fifth harmonics (gH3 and gH5) on the stability margin, the global filter transfer
function (G(s)) and the position of the NTF poles is shown in figure 5.14. It seems that,
in the linear framework of the modulator, the harmonics do not have a considerable
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influence on the modulator performance. Note that generally gH5 is equal to
1
3gH3 and
for a well-designed resonator gH3 does not excessed from 0.2.
Figure 5.14: Influence of harmonics on the modulus margin (a), the global filter transfer
function (G(s)) (b) and the position of the NTF poles (c).
5.2.5 Trans-impedance gains
The trans-impedance gains (b1, b2 and b3) determine the gain of the modulator forward
path. Their influence on the stability margin, the modulator resolution, the global filter
transfer function (G(s)) and the position of the NTF poles is shown in figure 5.15. The
error percentage is defined by
bipractical−binominal
binominal
∗ 100.
Although increasing the gain of the modulator forward path results in increasing
|G(s)| and consequently increasing the modulator resolution, the stability margin is
decreased because of the characteristics of the looped system. b1, b2 and b3 are useful
for performance-adjustment.
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Figure 5.15: Influence of the trans-impedance gains (b1, b2 and b3) on the modulus
margin (a), the modulator resolution (b), the global filter transfer function (G(s)) (c) and
the position of the NTF poles (d).
5.2.6 Feedforward coefficients
The influence of the feedforward coefficients (g1, g2 and g3) on the stability margin,
the global filter transfer function (G(s)) and the position of the NTF poles is shown
in figure 5.16. Note that the error percentage is defined by
gipractical−ginominal
ginominal
∗ 100.
Unlike the stability margin, the modulator resolution is not affected. An error in the
feedforward coefficients does not lead to change the position of the poles of the global
filter. g1, g2 and g3 are useful for performance-adjustment.
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Figure 5.16: Influence of feedforward coefficients (g1, g2 and g3) on the modulus margin
(a), the global filter transfer function (G(s)) (b) and the position of the NTF poles (c).
5.2.7 Loop delay
CT Σ∆ modulators are very sensitive to the value of the total loop delay (d), in other
word, the sum of the delays of analog components, DAC and ADC. Figure 5.17 shows
the influence of the loop delay on the stability margin and the position of the NTF
poles. As it is shown, the modulator becomes instable for 10% error on the loop delay.
Figure 5.17: Influence of d on modulus margin (a) and position of the NTF poles (b).
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Note that the resolution of the modulator is not affected as long as the stability of the
modulator is maintained.
5.2.8 All imperfections simulation
The modulator is simulated for several modulator central frequencies in the frequency
band of interest with considering the following imperfections:

zb1 = zb1 = 10Ω,
bi = (1 + 0.1) ∗ nominal value,
gi = (1 + 0.1) ∗ nominal value,
Cc = (1 + 0.02)C0,
ωb = 4ωc,
gH3 = 0.03, gH5 = 0.01,
d = (1 + 0.02) ∗ nominal value.
(5.12)
Figure 5.18 shows the resulting modulus margin and resolution versus the modulator
central frequency. Although the considered non-idealites are significantly smaller than
a practical case, they are sufficient to make the modulator instable for 0.21fs < fc <
0.26fs and to significantly reduce the stability margin for 0.26fs < fc < 0.29fs. Visibly
the modulator is highly sensitive to analog imperfections and the design of the proposed
structure is not reliable without appropriate solutions to compensate for imperfections.
Figure 5.18: Modulus margin (a) and the bit resolution (b) of the proposed topology for
various modulator central frequencies accounting analog imperfections given by equation
5.12.
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5.3 Optimization method
The sensitivity study shows that the synthesized modulator is highly sensitive to analog
parameters. Although sensitivity to analog imperfections is the main characteristic
of high-order CT modulators regardless of the topology used to synthesize G(s), the
proposed topology provides an adequate control on the position of the NTF poles.
This characteristic can be used in order to maintain a good performance in spite of
imperfections.
An optimization method to tune the modifiable parameters is required. The objec-
tive is achieving the same performance as the original DT modulator by the proposed
CT topology at each central frequency. It should be noted that the performance of an
ideal DT modulator is independent of fc (figure 3.16). Hence, meeting the optimization
goals should results in a flat performance across the frequency band of interest.
The vector of modifiable parameters used to set the modulator performance (mod-
ulus margin and resolution) is given by:
µ = [d, T3, g1, g2, g3, b2] . (5.13)
Where d corresponds to the value of DAC delay and T3 corresponds to the loop coef-
ficient (figure 5.8). The optimization criterion (κ) that should be minimized is given
by:
κ = (1−MMCT ) + λ1 ‖NBDT −NBCT ‖2 + ζ, (5.14)
where NBDT is the bit resolution of the original DT modulator, NBCT and MMCT
are respectively the bit resolution and the modulus margin of the CT modulator for
the specified value of µ. ζ is a smoothing function defined as follows:
ζ = λ2
∑
i
∂((1−MMCT ) + λ1 ‖NBDT −NBCT ‖2)
∂µi
. (5.15)
Although the exact partial derivatives can not be calculated, a finite difference scheme
is used to approximate ζ. Without ζ, the optimization criterion (κ) has several local
minima and a global minimum. However, the global minimum is not obligatorily a sat-
isfactory answer because of fabrication considerations. The derivative of κ versus some
parameters may be large close to some of these minima. In this case, there is a strong
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chance for performance degradation because of non-idealities of the implementation of
the optimized modifiable parameters. As a result, it is important to study the global
behavior of κ around the the minima in function of modifiable parameters and finally
eliminate these sharp global or local minima. ζ is introduced to meet this goal. λ1 and
λ2 are hyper parameters the values of which must be set by the user. For example,
if the deviation of the characteristics of the practical components from those of the
ideal components is not significant, a large stability margin is not required. Therefore,
λ1 may be increased in order to concentrate on improving the modulator resolution.
On the contrary, when a large stability margin is required, λ2 is increased and λ1 is
diminished. As a result, a resolution loss is accepted (compared with the original DT
modulator) to improve the stability margin. The starting value of µ is the value found
through the synthesis method. A griding method in association with the ”Fmin search”
function of MATLAB is used.
In this section, the proposed optimization method is tested by simple models of
analog imperfections while system-level models extracted from a transistor-level sim-
ulation must be used in order to ensure the performance in practice. The following
worst cases are considered:

zb1 = zb2 = 15Ω,
Cc = (1 + 0.06)C0,
ωb = 3ωc,
GH3 = 0.06, GH5 = 0.02,
10% error on bi and gi.
(5.16)
The modulator is certainly instable for 6% mismatch on Cc (figure 5.11). Beacuase
of large considered imperfections, achieving a large modulus margin is prefered rather
than improving the modulator resolution. The optimization is done for the following
central frequencies: 0.21fs, 0.22fs, 0.23fs, 0.24fs, 0.25fs, 0.26fs, 0.27fs, 0.28fs and
0.29fs. The optimized values of the modifiable parameters are compared with those of
the synthesis method for some central frequencies in table 5.2.
Considering large imperfections results in an optimized loop delay (d) almost equal
to 1Ts across the frequency band of interest. Then, design of linearization techniques of
DAC faces problems. However, in practice, auto-correction methods are used to reduce
the non-idealities of the analog components. Therefore, the optimized loop delay is
larger than the considered worst case.
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Table 5.2: Value of the modifiable parameters before and after optimization
Central frequency 0.21fs 0.23fs 0.25fs 0.27fs 0.29fs
Synthesized b2 0.6860 0.7004 0.7158 0.7319 0.7489
Optimized b2 0.4780 0.6099 0.2821 0.3007 0.3189
Synthesized g1 1.1028 0.9011 0.6813 0.4340 0.1482
Optimized g1 0.7537 0.7389 1.2408 0.4968 0.1754
Synthesized g2 1.7123 1.6592 1.6211 1.5952 1.5796
Optimized g2 2.1648 2.0957 1.4327 1.4374 1.4354
Synthesized g3 0.7976 0.8372 0.8837 0.9383 1.0032
Optimized g3 0.7778 0.6891 0.0619 0.7271 1.1130
Synthesized d 1.8217 1.6082 1.4281 1.2736 1.1390
Optimized d 1.1000 1.0500 1.0500 1.0000 1.0000
Synthesized T3 −0.9548 −0.7702 −0.5825 −0.3949 −0.2102
Optimized T3 −1.0000 −0.7439 −0.5100 −0.3865 −0.2245
The performance (stability margin and resolution) of the original DT modulator and
that of the synthesized modulator are compared with that of the optimized modulator
including analog imperfections versus the modulator central frequency in figure 5.19.
Almost 2-bits of resolution loss is a small price to pay to significantly improve the
Figure 5.19: Comparison of the modulus margin (a) and the bit resolution of the opti-
mized, synthesized and original DT modulator.
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stability margin.
Since the performance of the modulator is satisfying for the worst case, the perfor-
mance of the modulator is also guaranteed for imperfections less than the worst case.
For fc = 0.29fs, the sensitivity of the modulus margin of the optimized modulator to
Cc mismatch is shown in figure 5.20. By comparing figure 5.11 with figure 5.20, the
Figure 5.20: Sensitivity of the modulus margin of the optimized modulator to Cc mis-
match for fc = 0.29fs.
efficiency of the proposed method is approved.
From figure 5.21 to figure 5.29 the optimized global filter and the position of the
NTF poles are compared with those of the synthesized modulator for different modu-
lator central frequencies. Moreover, the SNR and the output signal spectrum density
(through the SIMULINK simulation) are shown for the optimized modulator. The
spectrum of the output signal is obtained for an amplitude of the input signal equal to
0.72.
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Figure 5.21: G(s) (a) and the position of the NTF poles (b) for optimized and non
optimized modulator. The SNR (c) and the output signal spectrum (d) for fc = 0.21fs.
Figure 5.22: G(s) (a) and the position of the NTF poles (b) for optimized and non
optimized modulator. The SNR (c) and the output signal spectrum (d) for fc = 0.22fs.
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Figure 5.23: G(s) (a) and the position of the NTF poles(b) for optimized and non
optimized modulator. The SNR (c) and the output signal spectrum (d) for fc = 0.23fs.
Figure 5.24: G(s) (a) and the position of the NTF poles (b) for optimized and non
optimized modulator. The SNR (c) and the output signal spectrum (d) for fc = 0.24fs.
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Figure 5.25: G(s) (a) and the position of the NTF poles(b) for optimized and non
optimized modulator. The SNR (c) and the output signal spectrum (d) for fc = 0.25fs.
Figure 5.26: G(s) (a) and the position of the NTF poles (b) for optimized and non
optimized modulator. The SNR (c) and the output signal spectrum (d) for fc = 0.26fs.
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Figure 5.27: G(s) (a) and the position of the NTF poles (b) for optimized and non
optimized modulator. The SNR (c) and the output signal spectrum (d) for fc = 0.27fs.
Figure 5.28: G(s) (a) and the position of the NTF poles (b) for optimized and non
optimized modulator. The SNR (c) and the output signal spectrum (d) for fc = 0.28fs.
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Figure 5.29: G(s) (a) and the position of the NTF poles (b) for optimized and non
optimized modulator. The SNR (c) and the output signal spectrum (d) for fc = 0.29fs.
5.4 STF shaping
The STF of the topology of figure 5.8 is shown for several modulator central frequencies
in 5.30. Clearly, not only the STF does not have a filtering behavior close to the
modulator central frequency, but unwanted peaks may also exist at other frequencies.
This is one of the major disadvantages of weighted feedforward summation structures
which result in decreasing the dynamic range of the modulator.
The noise-shaping and the signal-shaping paths of the topology of figure 5.8 are cou-
pled. This is therefore impossible to modify the STF without changing the NTF. The
topology of figure 5.31 is presented to make difference between Gx(s) and Gl(s) (equa-
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Figure 5.30: STF for fc = 0.21fs (a), fc = 0.25fs (b), fc = 0.29fs (c).
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tion 3.24). Therefore, by modifying k1 and k2 the STF is modified without modifying
the NTF.
Figure 5.31: Modifiable STF topology.
Figure 5.32 is another representation of the proposed topology where gx1 and gx2 are
the added signal paths. gx0, gx1 and gx2 are given by:
gx0 = HRes1 [g2 + g1HRes3 +HRes2 [g3 +HRes3 ]],
gx1 = k1[HRes2 [g3 +HRes3 ]],
gx2 = k2HRes3 .
(5.17)
Figure 5.32: Another representation of the modifiable STF topology.
Thus, Gx(s) is equal to:
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Gx(s) =
2∑
i=0
gxi (5.18)
The STF can be calculated through equation 3.24. Although the STF should behave
as a selective band-pass filter (e.g a Chebyshev II filter), with only two degree of freedom
(k1 and k2) one can only aim at approximating the ideal STF. This can be achieved by
minimizing the error between the ideal form and the practical form of the STF (figure
5.33).
Figure 5.33: The principle of ki optimization.
The error function is given by:
EF =
3∑
i=1
efi, (5.19)
where ef1, ef2 and ef3 are given by:
ef1 =
∫ fc+∆f2
fc−∆f2
(
∥∥∥1− Gx(jω)1−Fl(ejω)∥∥∥ df),
ef2 =
∫ fs
fc+
∆f
2
(
∥∥∥ Gx(jω)1−Fl(ejω)∥∥∥ df),
ef3 =
∫ fc−∆f2
0 (
∥∥∥ Gx(jω)1−Fl(ejω)∥∥∥ df).
(5.20)
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The optimal values of k1 and k2 are shown in figure 5.34 versus the modulator
central frequency.
Figure 5.34: Optimal values of k1 and k2.
Comparing the STF of the topology of figure 5.8 and the STF of the topology of figure
5.31 proves the efficiency of this method (figure 5.36).
The sensitivity of the STF to k1 and k2 is shown in figure 5.35 for fc = 0.25fs. The
Figure 5.35: Sensitivity of the STF to variations of k1 and k2 for fc = 0.25fs.
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error percentage is defined by
kipractical−kinominal
kinominal
. As it is shown, the STF is slightly
deteriorated in terms of STF central frequency. Although unwanted peaks reappears
close to the modulator central frequency, their magnitudes are small.
Figure 5.36: Comparing the STF before optimization when k1 = k2 = 0 (a) and after
optimization (b) for several modulator central frequencies (fc = 0.21fs, fc = 0.25fs and
fc = 0.29fs).
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5.5 Conclusion
EFBD systems require a modulator capable of attaining a given resolution across the
frequency band of interest while high-order CT Σ∆ modulators are sensitive to analog
imperfections regardless of the topology used to synthesize the global filter. Modifying
the global filter of the modulator can be considered as a solution in order to compensate
for non-idealities. For this aim, a robust topology offering an adequate control of the
position of the NTF poles is required.
A new topology based on weighted feedforward techniques was proposed in this
section. Although the proposed topology provides a sufficient number of degree of
freedoms in order to synthesize the global filter, the DAC delay must be tuned to obtain
a proper global filter. The STF of the proposed structure was also studied. It has been
shown that, not only the STF does not have a filtering behavior close to the modulator
central frequency but also unwanted peaks exist at neighborhood frequencies. This is
one of the major disadvantages of the weighted feedforward techniques. Extra signal
paths were added to the structure in order to be able to modify the STF without
changing the NTF. A filtering-STF has been obtained by optimizing the coefficients of
the extra signal paths.
By integrating the simple model of analog imperfections in MATLAB environment,
the sensitivity of the proposed topology to analog imperfection has been studied. The
results have shown that a simple synthesis of the global filter transfer function, which
has been found through its DT counterpart, is not reliable in practice.
An optimization method on the modifiable parameters of the proposed topology
was developed in order to recover the performance of the modulator accounting analog
imperfections. The system-level models of the analog components, extracted from a
transistor-level simulation, are required to ensure the performance of the fabricated
modulator. Then, the optimization tool gets, as input, the the system-level model of
the analog components and gives, as output, the optimized value of the modifiable
parameters. The optimization method have been tested by the simple model of analog
imperfections and the results were satisfying.
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The schematic of the proposed 6th-order single-stage feed-forward filtering-STF band-
pass continuous-time Σ∆ modulator is presented in figure 6.1. The structure works
in differential-mode to avoid common-mode problems and non-linearity issues. In the
present work, p andm indicate the positive and the negative signal paths of differential-
mode components .
Because of feedforward and feedback paths, there exist several nodes where the
output of different components must be added together. The add function can be done
easily by mixing signal paths with no need of extra enhancement in current-mode.
The modulator input is a common-mode voltage while the proposed circuit is a differential-
current-mode system. Therefore, a common-mode Voltage to differential-mode Current
converter (VTOC) is required. VTOC1 provides the main input path and VTOC2 and
VTOC3 are used to implement k1 and k2.
Since LWRs are passive devices, the resonator gain must be provided by an electronic
control circuit. Also, low impedance connections are required to ensure the resonator
Q-factor and resonance frequency. A Current to Voltage converter (CTOV) is used to
convert the input current to drive voltage (as LWRs must be driven in voltage-mode)
and to provide the resonator gain. The proposed schematic must be able to provide a
low output impedance. The gain of CTOV1, CTOV2 and CTOV3 correspond, respec-
tively, to b1, b2 and b3. The resonators output current runs into a Current to Current
converter (CTOC) providing a low input impedance. Moreover, the feedforward coef-
ficients (g1, g2 and g3) are issued from CTOCs.
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Figure 6.1: Schematic of the proposed 6th-order Σ∆ modulator.
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The sampling and the quantization function are integrated in ADC. This component
is driven with a common-mode voltage. Amplifier, being a differential-mode cur-
rent to common-mode voltage converter, is used for this aim. On the other side,
differential-mode must be recovered in the return loop. This is less difficult to recover
the differential-mode in DT domain than to do it in CT domain.
There exist various techniques to design a DAC including voltage-mode, current-mode
and charge-transfer-mode techniques. Current-mode solution is chosen because the
DAC output runs into nodes. Two DACs are employed to implement the main feedback
and T3.
Although the design of the required components is done in the context of a 6th-order
modulator, the implementation of the schematic of figure 6.1 in transistor-level is not
envisaged for several reasons. The practical behavior of an LWR is unknown for us.
Moreover, in our knowledge, no experimental application of LWRs in Σ∆ modulators
is reported. Since a 6th-order modulator is highly sensitive to imperfections, its design
may faces several problems by employing an unknown component (LWR). On the other
side, the performance of the proposed schematics in a Σ∆ modulator loop, must be
verified in transistor-level, layout-level and a fabricated circuit. Once the reliability
of the proposed solutions is approved, the design of a 6th-order modulator can be
envisaged.
A second-order Σ∆ modulator working at fc = 0.25fs is chosen to benchmark the
solutions. A second-order modulator is more immune to analog imperfections compared
with a 6th-order modulator. Moreover, T1(z) is zero when working at fc = 0.25fs and
the topology of figure 2.17 is exact.
6.1 Choice of technology
The available technology kits are:
1. AMS Bi-CMOS 0.35 µm working by 3.3 V or 5 V power supplies.
2. ST CMOS 0.13 µm working by 1.2 V , 2.5 V or 3.3 V power supplies.
Both of them are able to perform at the desired sampling frequency equal to 400
MHz. AMS has the reputation of an analog circuit technology while ST is suitable for
digital applications. Although CMOS technologies are generally less consumer in terms
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of chip area and cost compared with Bi-CMOS technologies, in this work the criterion
of a suitable choice is the ability of designing low impedance connections to ensure the
Q-factor and the resonance frequency of the resonator.
In CMOS technologies, low-impedance connections are designed by employing feed-
back techniques while these techniques are not useful in ST technology at desired
frequency. The cut-off frequency of transistors is not sufficiently large and feedback
techniques becomes instable in high frequencies. AMS technology, offering npn BJT
transistors, is an alternative. The cut-off frequency of BJT transistors is in general
larger than MOS transistors. Moreover, low-impedance connections can be designed
by common-base (providing a low input impedance) or common-collector (providing a
low output impedance) arranges. Regarding the π-hybrid model of BJT transistors (fig-
ure 6.2), the impedance seen from emitter (E) can be estimated by 1gm + re. Although
it can be reduced by increasing the transistor bias current, the power consumption of
this solution is extremely large.
Figure 6.2: π-hybrid model of BJT transistors.
One of the major issues of integrated technologies is the large variation of device
parameters in the worst case corner modeling. The worst case corner modeling is
described by SPICE models and is used to ensure the circuit performance though
manufacturing process. Although the parameters of a fabricated device are between
the worst corners, typical mean (tm) values are used in transistor-level design. In AMS
0.35 µm kit, the following worst case corner models are defined:
• MOS transistors
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1. wp: Fast n-MOS and fast p-MOS.
2. ws: Slow n-MOS and slow p-MOS.
3. wo: Fast n-MOS and slow p-MOS.
4. wz: Slow n-MOS and fast p-MOS.
• BJT transistors
1. hs: High-speed high-beta BJT.
2. lb: Low-speed low-beta BJT.
3. hb: Low-speed high-beta BJT.
• Resistors and capacitors
1. wp: Worst power.
2. ws: Worst speed.
• Inductors
1. lq: Low Q-factor.
2. hp: High Q-factor.
Although different combinations can be produced, the two combinations given in
table 6.1 are the worst cases in the context of Σ∆ modulators resulting the worst
stability regimes. Note that no inductor is used in this circuit.
Table 6.1: The worst combinations in the context of Σ∆ modulators.
Combination MOS transistors BJT transistors Resistors/capacitors
case 1 wp hs wp
case 2 ws lb ws
In order to illustrate the influence of the worst cases on the DC point, the gain and
the cut-off frequency, a simple trans-inductance amplifier (figure 6.3) is used. T4 and
T5 make a p-MOS bridge resistor providing the reference current. T2 and T3 make a
n-mode current mirror and the input current (Iin) is converted to voltage through R1.
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Figure 6.3: Benchmark schematic to test the influence of the worst cases.
Figure 6.4: Variations of Vout (a), Idc (b) and AC response (c) for tm and the worst
cases.
The variation of Vout, Idc and AC response of the benchmark circuit for tm values
and the worst cases of table 6.1 are shown in figure 6.4. The cut-off frequency is not
changed while the DC point and the gain are largely affected by almost 40% of error
on R1.
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In the context of a benchmark circuit, there is no intention to design auto-correction
methods in order to reduce the influence of the worst cases of the design on the perfor-
mance of components. External tuning are used to compensate for analog imperfections.
However the stability of the circuit must be maintained in the worst cases since if the
fabricated circuit is instable, external tuning becomes useless.
The variations of bias currents and voltages can be avoided by using external current
and voltage references. Also, DC-offsets are not disturbing in a differential-mode circuit
as long as components are not saturated. Therefore, an extra margin for the swing of
components is considered. The power supply (vdd!) is set to 5 V to obtain easily
the extra swing. Since the circuit is sensitive to differential-mode functionality, strict
considerations on the layout design must be taken into account.
6.2 Layout rules
CT Σ∆ modulators are mixed-signal circuits where analog and digital circuits are
implemented on a monolithic chip. High frequency signals exist in the digital part
because of the clock pulses. In practice, they spread allover the circuit through parasitic
capacitances of devices. this phenomena may deteriorate the performance of analog
components. Isolating the digital part from the analog part is a solution to reduce
the performance degradation. For this aim, the layout of the digital part (the clock
generator and the digital part of the ADC) is packaged and covered by a guard ring.
The guard ring is a kind of Faraday cage implemented by several metal tracks covering
the digital package. The metal tracks, transporting the clock pulses, are also isolated
by an extra guard ring. Moreover, the power supply and the ground of the digital part
are separated from those of the analog part.
On the other side, the performance of the modulator is highly sensitive to the
differential functionality. As a result, the symmetry between differential pairs must be
respected in layout-level. This means the same distance from heat sources, the same
width (W) and length (L) of the paired analog devices (like transistors and resistors)
and the same pathway of metal tracks. Moreover, to avoid the gradient distortion of
the concentration of Si doping, MOS transistors and resistors must not be extremely
large in term of length or width.
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The variation of devices parameters from the typical mean values may deteriorate
the differential functionality if it is not symmetric between differential pairs. Selecting
the same length and the same width strip for differential pairs, especially for current
mirror transistors, ensures the symmetry.
The trans-impedance and trans-inductance gains are provided by resistors. Various
sorts of resistors are available in AMS kit where the most linear are rpolyb and rpolyh.
The last one is fabricated by a low resistive material compared with rpolyb. It is
used generally to implement high-precision low-resistance resistors. Although rpolyh
requires a larger dimension compared with rpolyb to achieve the same resistivity, it is
less sensitive to the worst cases of the design.
Finally, in order to obtain a low impedance connection by common-collector or
common-base arrange, a bias current in scale of mA is required. Therefore, the width of
metal tracks transporting the bias current and the area of the corresponding transistors
must be compatible with maximum currents.
6.3 Component design
6.3.1 Voltage to current converter
The schematic of figure 6.5 is proposed to convert a common-voltage-mode input to a
differential-current-mode output.
Figure 6.5: Schematic of the voltage to current converter.
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The symmetry between Ioutp and Ioutm and their linearity is important since pro-
duced error spreads allover the modulator. As a result, BJT-transistors (T1 and T2)
and a resistor (R1) are employed because they have a higher cut-off frequency and a
larger linearity zone compared with MOS-transistors. However, the swing of the input
voltage (Vin) must not exceed the linearity zone of the transistors.
The symmetry between the performance of T1 and T2 depends on the equivalence
between their bias currents. Idc2 is almost a steady current while Idc1 is an unsteady
one because of the input swing. Therefore, Idc1 must provide a large output impedance
to be immune to the input voltage swing. Finally, Vdc is a low noisy DC-voltage equal
to the DC-offset of Vin to ensure the symmetry between Ioutp and Ioutm.
6.3.2 Current to voltage converter
The main specification concerns its output impedance. It must be sufficiently small
compared with the resonator impedance at the resonance frequency. The proposed
solution (figure 6.6) consists in employing a common-base arrange (T1) to convert the
input current to voltage through R1 (Vout = R1 ∗ Iin). The value of R1 corresponds
to the required resonator gain. The output stage is a common-collector arrange (T3)
providing a small output impedance when Idc2 is sufficiently large.
Figure 6.6: Schematic of the current to voltage converter.
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The impedance of the anti-resonance cancellation path, equal to Zb1 +
1
Ccs
+ Zb2
(figure 4.17), is small at high frequencies. Then, when the input signal contains high
frequency components the cancellation path demands a strong current and CTOV must
be able to correctly provide this current for a suitable anti-resonance cancellation. This
happens especially for the first resonator of the modulator (Res1 in figure 5.8) where
one of the inputs is the DAC output. The driving voltage and current of the first
resonator is shown in figure 6.7. This is the results of a transistor-level simulation.
The collector of T3 is directly connected to power supply (vdd!) to be able to provide
the required current for charge and discharge of the anti-resonance cancellation paths.
A common-collector arrange (T2) is used to isolate T1 from T3. Finally, Vdc must be
Figure 6.7: Driving voltage and current of the first LWR of the proposed structure.
optimized to ensure the swing of T1, the connected VTOC and DAC.
6.3.3 Current to current converter
Although the same specification as the CTOV output impedance is imposed on CTOC
input impedance, this is more difficult to be attained because of the peaks of the output
current of LWR. Figure 6.8 presents the schematic of the proposed solution. The input
stage is a common-base arrange (T1) able to provide a low-input impedance. Vdc,
provided by a resistor bridge, gives a noisy DC voltage because of the LWR output
current peaks. Since the input impedance is equal to
∂VeT1
∂IeT1
, Vdc must be as steady as
possible. Therefore, it is an external voltage.
The LWR output current peaks may also result in saturating the following stages
and losing the main data. As a result, they must be eliminated. Since these peaks
are in common-mode between Ioutp and Ioutm of the resonator output, they can be
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Figure 6.8: Schematic of the current to current converter cell.
removed by a differential buffer. The global view of the differential buffer is shown in
figure 6.9. The proposed schematic of CTOC cells contains a n-mode current mirror
Figure 6.9: Global view of the differential buffer.
(T5 and T6) and a p-mode current mirror (T2 and T3) to obtain two inverse currents.
The current path, providing Iout-, includes three transistors (T4, T5 and T6) while that
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of Iout+ includes only one transistor (T3). As a result, Iout- has a phase delay compared
with Iout+. R1, associated with parasitic capacitance of the gate of T3, is used to make
a low-pass filter delaying the output current of T3.
When the optimal value of R1 is found, Iout+ of the negative path is in differential-
mode with Iout- of the positive path. Adding them not only results in eliminating
common-mode peaks but also the DC current issued from Idc is removed.
6.3.4 Amplifier
The schematic of figure 6.10 is proposed to convert the differential-current-mode input
to a common-voltage-mode output. The input stages are common-base arranges (T1
and T4) converting the input current to voltage through R1 and R5. The output
stage is a differential amplifier used to eliminate common-mode distortions. Then,
Vout =
R2(R1Iinp−R5Iinm)
R3
.
Figure 6.10: Schematic of the amplifier.
The DC point of the collectors of T1 and T4 is large (vdd! − R1 ∗ Idc) and may
result in saturating the differential amplifier. Hence, the Di stages are employed to
reduce the DC level. The used schematic for the Di stages is shown in figure 6.11.a. A
diode arrange (figure 6.11.b) is not employed because the required current, for being
in linearity zone, must be driven through R1 and R5. This complicates the DC design
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of T1 and T4. For the same reason, the DC level of the output of the differential stage
is reduced by D6.
Figure 6.11: Schematic of the Di stages (a) and a diode arrange (b).
6.3.5 Analog to digital converter
A flash ADC is chosen because of its high speed A/D conversion. The principle of a
3-bits flash ADC is shown in figure 6.12. Also, table 6.2 presents the corresponding
decimal and binary representations to the ADC output.
Table 6.2: Corresponding decimal and binary representation to the ADC output.
Decimal Binary ADC output
0 000 0000000
1 001 0000001
2 010 0000011
3 011 0000111
4 100 0001111
5 101 0011111
6 110 0111111
7 111 1111111
The ADC contains 2n − 1 = 7 comparators, a block of threshold voltages and a
rectifier system. The comparators sample and quantize the analog input signal. Their
119
6. ELECTRONIC DESIGN
Figure 6.12: 3-bits flash ADC.
output is equivalent to a Return-to-Zero (RZ) ADC while the CT global filter is found
through a Non-Return-to-Zero (NRZ) ADC function (equation 2.13). A rectifier system
is used to convert the RZ output to an NRZ one. Since the performance of an NRZ
ADC is sensitive to the rise-time of the clock rather than the width of the clock pulses,
the design of its clock generator is less difficult than that of a RZ ADC.
The main disadvantages of the proposed ADC include large power consumption
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of comparators (because of their high speed switch function) and large required chip
are to implement seven comparators and the rectifier system. Moreover, the ADC is
sensitive to the DC point variation of the amplifier output. The threshold voltages are
set regrading the DC point of the amplifier output for the typical mean values. Then,
the variation of the DC point, because of the worst cases of the design, results in a
wrong decision. As a result, auto-correction methods is necessary. A constant difference
between the successive threshold voltages (Vthi−Vthi−1 =LSB) is also required to ensure
the decision results.
6.3.5.1 Comparator circuit
Voltage-mode comparators can be designed by dynamic [150], [151] or static [148], [149]
techniques. Dynamic techniques are advantageous in terms of power consumption and
speed compared with static techniques. The schematic of a dynamic voltage-mode
comparator [152] is presented in figure 6.13.
Figure 6.13: Schematic of a dynamic voltage-mode comparator.
The structure contains three stages. The input stage providing the gain, the de-
cision stage and the output stage. The gain of the input stage ([T1, T4]) determines
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the difference between Vth and the input signal for which the comparator switches its
output level. The decision stage includes two flip-flop ([T2, T3] and [T8, T9]) associated
with charge and discharge paths ([T1, T4] and [T7, T10]). Finally, the output stages are
inverter gates ([T11, T12] and [T13, T14]).
When the clock is zero (0 V ), T5 and T6 are off and the inverters input are connected
to vdd! through T7 and T10. Consequently, the comparator output is zero. When the
clock is one (vdd!), T5 and T6 are saturated and their drain voltage (Vd5 and Vd6) reach
to a stable level because of T2 and T3. This level depends on the relation between Vin
and Vth: {
Vd5 = vdd! and Vd6 = 0, Vin < Vth
Vd5 = 0 and Vd6 = vdd!, Vin > Vth
(6.1)
One may increase the size of [T1, T4] and [T2, T3] in order to increase the gain of the
input stage. The side effect is increasing the parasitic capacitance of the input stage.
This causes some problems for the amplifier since seven comparators are connected to its
output. Then an optimal size of the input stage is required. Low impedance transistors
are also needed to decrease the rise and the fall time of the comparators output while
this results in increasing the charge and discharge peaks when the comparators change
the level. Therefore, the size of the transistors must be optimized in order to find a
compromise between the comparator speed and its power consumption.
6.3.5.2 Rectifier system
A differential flip-flop is used to convert the comparator RZ output to a NRZ output
(figure 6.14). This structure contains two D-latch and changes the level in fall-time
Figure 6.14: Differential flip-flop.
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of the clock. Hence, it produces an internal delay equal to 1Ts. The schematic of the
employed D-latches is shown in figure 6.15.
Figure 6.15: Schematic of the D-latch.
6.3.5.3 Delay
Although the rectifier introduce an internal delay equal to 1Ts, extra delay gates are
required when the loop delay is larger than 1Ts. Since the performance of the Σ∆
modulator is highly sensitive to the loop delay value, modifiable delay gates are needed,
in other word, the available gates in AMS technology kit are useless. The schematic of
figure 6.16, containing two serried inverter ([T1, T2] and [T3, T4]), is proposed.
Figure 6.16: Schematic of the delay.
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Inverters rise-time is larger than their fall-time because n-MOS transistors are faster
than p-MOS one. Then, two inverter are serried to ensure the symmetry between
the rise-time and the fall-time of the delay output. Increasing the delay is done by
increasing the parasitic capacitance of the inverters. A large delay is the result of a
large input parasitic capacitance while the latch output stage is not able to drive a large
capacitance. Although a small inverter providing a low parasitic input capacitance is
suitable also to isolate the latch stage, it is not able to directly drive a large parasitic
capacitance. Therefore, a chain of inverters (INV1, INV3 and INV8) is used in the
entrance. Because of the capacitive behavior, the delay output has not a sharp rise and
fall time. The output stage (INV1, INV3 and INV8) is employed to rectify the output
form.
6.3.5.4 Clock
The generation of the clock signal is based on the oscillation of an instable looped
system (figure 6.17) where the loop contains an even number of inverters. The resulted
oscillation is filtered through the parasitic capacitance of transistors ([T1..T5]). Since
the frequency of the produced clock signal depends to parasitic capacitance, it can be
modified by modifying the transistors size (WL ) and the bias voltage (Vdc).
The clock generator is not able to drive directly several corresponding nodes. Con-
necting several nodes to the clock generator results in a large capacitive behavior re-
ducing the rise and fall time of the clock signal. This may cause some prolems since the
ADC is sensitive to the clock rise-time. A clock tree system is used ensure a small sym-
metric capacitive behavior at each node. However, the required chip area is extremely
large.
6.3.6 Digital to analog converter
The principle of digital to analog conversion (DAC cell) is shown in figure 6.18. The
level of output currents depends on the relation between Vdc1 and the level of the
input voltage. Assuming that Vinp is 1 (Vinp = 5 V ), T1 is saturated and when Vdc1 is
sufficiently small, T2 is off. As a result, Idc1 is passing through T1 and Ioutm is zero. On
the other side, Vinm is 0 (Vinp = 0 V ). Then T4 is off and when Vdc1 is enough large to
make T3 saturated, Ioutp is equal to Idc2.
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Figure 6.17: Schematic of the clock generator and the clock tree.
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Figure 6.18: Schematic of the DAC cell.
When Vdc1 is very large, T2 and T3 are keeped saturated all times. Then, Idc
is divided between [T1, T2] and [T3, T4]. On the other side, when Vdc1 is very small,
output current peaks appear at switching times. Vdc2 has the same influence and an
optimal value of them is required.
Figure 6.19 presents the global topology of the DAC. Seven cells are put in parallel
Figure 6.19: Global topology of digital to analog converter.
where each of them process one of the ADC outputs. The full-scale current (Ifs) is
divided by seven and the Idc of each cell is equal to
Ifs
7 . When Vinp < 6 : 0 > is equal
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to [1111111] and consequently Vinm < 6 : 0 > is equal to [0000000], Ioutp becomes equal
to Ifs and Ioutm is zero.
6.3.7 DC current sources
Various sorts of current mirror are presented in figure 6.20. A current mirror is charac-
terized by its output impedance and its parasitic capacitance. The length (L) and the
width of transistors are used to modify the characteristics of a current mirror. Figure
6.20.a is a simple n-mode current mirror. Although it is not able to provide a large
output impedance, it is employed when a small parasitic capacitance is of primary im-
portance. In figure 6.20.b, two pairs of transistors are put in cascade to increase the
output impedance while the the parasitic capacitance is also increased.
Figure 6.20: Simple n-mode current mirror (a) Cascade n-mode current mirror (b) and
n-mode to p-mode current converter (c).
In order to reduce the issue of DC point variation, because of the worst cases of the
design, an external n-mode current reference is used and all the bias currents are
reflected from the reference. Figure 6.20.c is used when a p-mode current is required.
6.3.8 DC voltage sources
Since a resistor bridge (figure 6.21.b) requires a large chip area and a large power
consumption, resistors may be replaced by p-MOS transistors (figure 6.21.a). In order
to ensure the DC point constancy at worst cases of the design, the length (L), width
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(W ) and the width strip of transistors must be the same. p-MOS resistor bridges are
useless in two cases. First, when a large current is required from the bias voltage and
also when it is not possible to provide the required Vds of p-MOS transistors. Then
resistor bridges remains as the unique solution.
Figure 6.21: p-MOS transistor resistor bridge (a) and resistor bridge (b).
6.4 Design of a second-order single-stage sigma-delta mod-
ulator working at fc = 0.25fs
Figure 6.22 presents the structure of a second-order single-stage Σ∆ modulator. The
Figure 6.22: Second-order single-stage Σ∆ modulator.
DAC delay for which the global filter has no constant term in the numerator is equal
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to 1.5Ts. Then the loop filter transfer function is calculated through equation 2.13 and
is given by:
G(s) =
0.354s
s2 + 2pifcQ s+ (2πfc)
2
, (6.2)
where fc = 0.25fs and Q = 75 and T3 is equal to 0.25. Note that for a second-order
modulator, G(s) and Hres are the same.
The schematic of the second-order modulator is illustrated in figure 6.23. The
full-scale voltage and current are given by:{
Vfs = ±0.25 V,
Ifs = ±100 µA.
(6.3)
They are neither very large to avoid the electronic device non-linearity zone and
nor very small to be affected by the internal noise of electronic devices.
Figure 6.23: Schematic of the second-order modulator.
6.4.1 Voltage to current converter
The objective is converting a common-voltage-mode input (±0.25 V ) to a differential-
current-mode output (±100 µA). The DC-offset of Vin is set equal to 2.25 V to be an
adequate bias voltage for Idc. Figure 6.24 shows the linearity of the output currents
for different values of Idc1 and Idc2. The linearity is the derivate of the output current
for a ramp input voltage varying between Vinmin = 2 V and Vinmax = 2.5 V in a DC
simulation. For an ideal linear system, the derivate of the output current is a constant
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value. Ioutp is not as linear as Ioutm because of Vin variation. The optimized devices
characteristics are listed as follows:
• R1 = 2307Ω (rpolyh W = 8µ m, L = 15µ m).
• T1 and T2: npn111h5, area=0.8.
• Idc1 = Idc2 = 500 µA.
Figure 6.24: Linearity (
∂Ioutp
∂Vindc
) of VTOC output (Ioutp (a) and Ioutm (b)) for different
bias currents.
Figure 6.25 presents the transient response of the DC currents (a) and the output
currents (b), the AC response (c) and the DC response of the output currents. The
bias currents are immune to the worst cases of the design while the trans-inductance
gain is affected (figure 6.25.c). This is because of the variations of R1 in the worst cases
of the design. This may result in deterioration of the modulator performance.
Figure 6.26 shows the layout of the VTOC circuit. The large device, compared with
other devices, in the center of the layout is R1. Visibly, the required chip area of a
resistor is extremly large.
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Figure 6.25: Transient response of DC currents (a) and the output currents (b), the AC
response (c) and the DC response of the VTOC output currents.
Figure 6.26: Layout of the VTOC circuit.
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6.4.2 Current to voltage converter
The required resonator gain is equal to 0.35. Hence, R1 is almost equal to
0.35
±100 µA . Vdc
is set to 3.8 V to provide an adequate swing for T1 and the output stage of the VTOC.
It is provided by a resistor bridge (R2 and R3). The optimized devices characteristics
are listed as follows:
• R1 = 1754Ω (rpolyh W = 8µ m, L = 11.4µ m), R2 = 3168Ω (rpolyb W = 1µ m,
L = 13.2µ m), R3 = 8976Ω (rpolyb W = 1µ m, L = 37.4µ m).
• T1 and T2: npn111h5, area=0.8, T3: npn111h5, area=0.8 ∗ 8.
• Idc1 = Idc2 = 250 µA, Idc3 = 1.5 mA.
The unloaded circuit is tested with a pure sinusoidal input at 100 MHz. The results
are shown in figure 6.27. Although in the worst cases simulations the output DC level
Figure 6.27: Transient response of the output voltage for the typical mean values (a),
the first worst case (c) and the second worst case (d) and the AC response for the same
cases for the unloaded CTOV.
is changed, it is not important as long as the transistors are not saturated because
132
6.4 Design of a second-order single-stage sigma-delta modulator working
at fc = 0.25fs
the following stage is an band-pass resonator being an open-circuit at DC. The loaded
circuit by LWR is also tested for the same input combined with a pulse signal (figure
6.28.a). The results are shown in figure 6.28. Although in the rise and fall time of the
Figure 6.28: Transient response of the input current(a), the output voltage (b) and the
output current (c) of the loaded CTOV and its AC response (d).
input pulse wave, the charge and discharge of the cancellation paths demand a large
current (figure 6.28.c), the current peaks are in common-mode between differential
paths. On the other side, the AC gain is reduced at working frequency (100 MHz).
This means that the output impedance of CTOV is not sufficiently small. Regarding
the value of Idc2 (equal to 1.5 mA), increasing Idc2 to reduce the output impedance is
not a good solution. Increasing the trans-impedance DC gain is an alternative since
the magnitude shoot is not large.
Figure 6.29 shows the layout of the CTOV circuit. Visibly, the symmetry between
the differential pairs are strictly respected to maintain the symmetry between the out-
put current peaks.
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Figure 6.29: Layout of the CTOV circuit.
6.4.3 Current to current converter
Figure 6.30 shows the positive output (Ioutp) of the CTOC for different values of R1
when the input current is the LWR output shown in figure 6.28.c.
Figure 6.30: CTOC output for different values of R1.
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When R1 is not correctly set, Iout+ and Iout- are not in the same phase and the
current peaks are not correctly eliminated. Remember that Ioutp is equal to the sum
of the Iout+ of the positive path and the Iout- of the negative path of the differential
CTOC (figure 6.9). The optimized devices characteristics are listed as follows:
• Vdc = 3 V and Vdcout = 2.25 V .
• R1 = 900 Ω (rpolyb W = 5 µm, L = 18.75 µm).
• T1: npn254h5, area=3.2 ∗ 8.
• T2: WL = 60 µm1 µm , T3 and T4: WL = 30 µm1 µm , T5 and T6: WL = 20 µm1 µm ,
• Idc = 1.5 mA.
In figure 6.31, the CTOC output for a pure sinusoidal input at 100 MHz is compared
with the CTOC output for the same input combined with a pulse signal. The input
Figure 6.31: Input current(a) and the output current (b) of CTOC for an input signal
containing a pure sinusoidal current at 100 MHz combined with a pulse signal and the input
current(c) and the output current (d) of CTOV for a pure sinusoidal input at 100 MHz.
signal is applied to CTOV loaded by LWR loaded by CTOC. The AC response of the
CTOC is shown in figure 6.32.a. The frequency band of CTOC is not large because of
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employing p-MOS transistors. The influence of the worst cases of the design is shown
in figure 6.32.b. Because of the variations of R1, the current peaks are not correctly
removed in the worst cases of the design. Figure 6.29 is the layout of the CTOC circuit.
The symmetry between differential pairs is strictly respected.
Figure 6.32: AC response (a) and the transient response of the CTOC output.
Figure 6.33: Layout of the CTOC circuit.
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6.4.4 Amplifier
Vdc1 and Vdc2 (figure 6.10) are supplied by the same external source of CTOC to ensure
the linearity of the input stage. The trans-impedance gains (R1 and R5) are equal to
±0.25 V
±100 µ . When the gain of the differential stage is equal to 1 (R3 = R4+R2), the LSB
of the ADC is quite small (±0.25 V
23−1 ) and the design of the comparators may face several
problems. Therefore, the gain of the differential stage is taken equal to four resulting in
a LSB equal to ±1 V
23−1 . For this aim, R2 = R4
∼= 2∗R3 and the resistors value are chosen
to ensure the swing of the differential amplifier. The optimized devices characteristics
are listed as follows:
• Vdc = 3 V .
• R1 = R3 = R5 = 2500Ω (rpolyh W = 5 µm, L = 10 µm), R2 = R4 = 5500Ω
(rpolyh W = 5 µm, L = 22 µm).
• T1, T2, T3, T4: npn111h5, area=0.8.
• Idc1 = Idc2 = Idc3 = Idc4 = 150 µA.
The linearity, the transient response and the DC response of the output voltage and
the AC response of the circuit are shown in figure 6.34 for typical mean values and the
worst cases of the design. Visibly, the worst cases of the design results in DC point and
gain variations. Figure 6.35 is the layout of the amplifier circuit. The required chip
area is large because of the employed resistors.
6.4.5 Analog to digital converter
6.4.5.1 comparator
Figure 6.36 shows the transient response of the comparators input, threshold voltages
and the output of the comparators. In this simulation, the input voltage of the com-
parators is provided by the amplifier and the amplifier input is a pure sinusoidal current
at 100 MHz. Although the size of T1 and T4 is chosen as small as possible, the input
signal is still affected by parasitic capacitances. The optimized devices characteristics
are listed as follows:
• T1, T4, T5, T6: WL = 11.2 µm0.35 µm .
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Figure 6.34: Linearity (a), the transient response (b) and the DC response (d) of the
output voltage and the AC response (c) of the circuit.
Figure 6.35: Layout of the amplifier circuit.
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Figure 6.36: Transient response of the comparators input, threshold voltages and the
output of the comparators.
• T2, T3: WL = 2.8 µm0.35 µm .
• T7, T8, T9, T10: WL = 42 µm0.35 µm .
• T11, T13: WL = 5 µm0.35 µm .
• T12, T14: WL = 1 µm0.35 µm .
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Figure 6.37 is the layout of the comparator circuit. Comparing the required chip area
for the comparator circuit with that of other analog components shows the disadvantage
of high resolution Flash A/D converters in terms of chip area. Since the current peaks
because of the comparators switch function are large, the power supply and the ground
of the comparators are separated from the analog and the digital parts.
Figure 6.37: Layout of the comparator circuit.
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6.4.5.2 Rectifier system
The arrived clock signal, the inputs level and the outputs level of flip-flop6 are shown
in figure 6.38. As it is shown, the output signal, compared with the input signal, has a
delay equal to 1Ts. The size of the transistors is chosen as small as possible to reduce
the required chip area though the resulting glitches in the output. Note that the size of
cells in the digital part is very important because each cell is repeated seven-times. The
flip-flop output must pass through a delay cell since the required loop delay is equal
to 1.5Ts. Therefore, glitches will be eliminated by inverter gates of the delay cell. The
optimized devices characteristics are listed as follows:
• T1: WL = 11 µm0.35 µm .
• T2, T3, T6, T7: WL = 3 µm0.35 µm .
• T4, T5: WL = 1 µm0.35 µm .
Figure 6.38: Arrived clock signal, the input level and the output level of flip-flop6.
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6.4.5.3 Delay
The required modulator loop delay is equal to 1.5Ts. A portion of this delay (1Ts) is
provided by the internal delay of the rectifier system. Then an extra delay is required
to provide the remained portion (0.4Ts). It should be noted that the delay of the analog
components in the forward loop is extracted through a transistor-level simulation and
is close to 0.1Ts. Figure 6.39 shows the transient response of the delay input signal
(being the flip-flop output signal) and the delay output. Visibly, glitches of the flip-flop
output are removed. The optimized devices characteristics are listed as follows:
• T1, T3: WL = 0.8 µm0.8 µm .
• T2, T4: WL = 0.4 µm0.8 µm .
Figure 6.39: Transient response of the delay input signal and the delay output.
Figure 6.40 shows the influence of the worst cases of the design on the ADC perfor-
mance. In this simulation, the input voltage of the ADC is provided by the amplifier
when its input is a pure sinusoidal current at 100 MHz. As it is shown, the amplitude
and the DC-offset of the input voltage is affected by the worst cases while the threshold
voltages are almost immune. Considering the first branch (Vin0), the input signal is not
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detected for the first worst case of the design and the ADC output does not change its
level. On the other side, the output signal for the typical mean value and the second
worst case of the design are detected. However, because of the influence of the second
worst case of the design on the delay performance, the ADC output has a larger delay
than that of the typical mean values. These issues are not critical for a second-order
Σ∆ modulator and may results in resolution loss while for a 6th-order modulator these
will almost certainly cause instability issues. Auto-correction methods must forcibly
be considered.
Figure 6.40: Input voltage, the clock signal and the DAC output for typical mean values
and the worst cases of the design.
Figure 6.41 is the layout of the digital part of the ADC (being the rectifier system
and the delay). The circuit is protected by a guard ring. Moreover, an independent
power supply and ground is considered in order to reduce the spread of the clock to
the analog part.
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Figure 6.41: Layout of the digital part of the ADC (being the rectifier system and the
delay).
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6.4.6 Digital to analog converter
The rise and fall time of the output current of the DACs are sensitive to Vdc1 and Vdc2
(figure 6.42) while the symmetry between the rise and the fall time is important to
eliminate the common-mode distortions in Σ∆ modulator.
Figure 6.42: Sensitivity of the rise-time of the output current of DAC2 to Vdc2.
The optimized devices characteristics of the DAC1 are listed as follows:
• Vdc1 = 2.8 V , Vdc2 = 2.71 V .
• T1, T2, T3, T4: WL = 8 µm1 µm .
• idc1 = 28.57 µA.
Those of the DAC2 are also given by:
• Vdc1 = 2.8 V , Vdc2 = 2.97 V .
• T1, T2, T3, T4: WL = 8 µm1 µm .
• idc1 = 7.14 µA.
They are the same circuits driven by different Idc and bias voltages. The transient
responses of them for an input level beginning from [0000000], arriving to [1111111]
and coming back to [0000000] are shown in figure 6.43.
Figure 6.44 is the layout of the DAC circuit.
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Figure 6.43: Transient response of the DAC1 output (a) and the DAC2 output.
Figure 6.44: Layout of the DAC circuit.
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6.4.7 Clock generator
Predictability, the clock circuit is highly sensitive to analog imperfections (figure 6.45).
Therefore, Vdc is an external voltage to be able to set the clock frequency. The optimized
devices characteristics are listed as follows:
• Vdc = 2.26 V .
• Ti: WL = 3.5 µm3.5 µm .
Figure 6.45: Clock generator output for the typical mean values (a), the first worst case
of the design (b) and the second one.
Figure 6.46 is the layout of the clock circuit containing the clock generator and the
clock tree.
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Figure 6.46: Layout of the clock circuit containing the clock generator and the clock tree.
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6.4.8 The performance of the second-order Σ∆ modulator
The second-order modulator is simulated in layout-level and figure 6.47 shows the
connected analog components in layout-level. As it is shown, the current sources are
separated from other components since they are heat sources.
The equivalent electrical model of the LWR (figure 4.7) is used in this simulation.
Moreover, the connection between the off-chip power supplies and the LWR with the
integrated circuit are provided through the PADs in order to study the influence of
their parasitic capacitances. Figure 6.48, figure 6.49 and figure 6.50 show the current
or voltage of the important nodes for the typical mean values. The input voltage is a
sinusoidal voltage at 100 MHz (figure 6.48.a) and its amplitude is set to
Vref
2 = 0.125 V .
Figure 6.48.b is the output signal of the VTOC circuit. The blue path corresponds to
the positive differential signal and the red on corresponds to the negative one.
Figure 6.48.c is the output current of the DAC1. Although the rise and fall times are
smoothed because of parasitic capacitances, the symmetry between Ioutp and Ioutm is
maintained. Figure 6.48.d is the input current of the CTOV circuit containing the
DAC1 output and the VTOC output. Visibly, this current contains high frequency
components. Figure 6.48.e is the driving voltage of the LWR provided by CTOV. The
required current by LWR is shown in figure 6.48.f. Because of high frequency compo-
nents of the drive voltage, the charge and discharge of the anti-resonance cancellation
paths result in large current peaks.
Figure 6.49.a is the output current of the DAC2. Comparison the DAC1 output with
the second one, shows that the performance of the DAC2 is more sensitive to analog
imperfections. Indeed, the DAC2 is affected by the large current peaks of the LWR.
Figure 6.49.b is the CTOC input containing the LWR output current and the DAC2
output current. The output of the CTOC circuit is shown in figure 6.49.c. The current
peaks are almost eliminated. Figure 6.49.d shows that the amplifier is more affected in
layout-level simulation by the clock than the transistor-level simulation. The reason is
the parasitic capacitances of the layout connections.
The consumed current by the digital part, analog part and the comparators are shown
in figure 6.50. Although the current peaks are strong, they will be bounded by anti-
shock circuits in a practical circuit to protect metal tracks.
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Figure 6.47: Layout of the analog part (including the VTOC, the CTOV, the CTOC,
the DAC1, the DAC2 and the current mirrors) of the modulator.
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Figure 6.48: Input voltage (a), the VTOC output (b), the first DAC output (c), the
CTOV input (d), the CTOV voltage output (e) and the CTOV current output (f) for
a layout-level simulation of the second-order Σ∆ modulator. Note that the blue signal
corresponds to the positive differential signal and the red on corresponds to the negative
one.
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Figure 6.49: Second DAC output (a), the CTOC input (b), the CTOC output (c), the
amplifier output (d) and the clock signal (e) for a layout-level simulation of the second-
order Σ∆ modulator. Note that the blue signal corresponds to the positive differential
signal and the red on corresponds to the negative one.
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Figure 6.50: Consumed current by the comparators (a), the analog parts (b) and the
digital part (c) for a layout-level simulation of the second-order Σ∆ modulator.
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The power spectrum density of the modulator output for the typical mean values,
the first worst case of the design and the second one are, respectively, shown in figure
6.51.a, figure 6.52.a and figure 6.53.a for 4400 points of simulation. Regarding the sam-
pling frequency, the simulation of the modulator in layout-level is highly time-consumer.
The simulation of the modulator for 4400 points takes almost 3 days on the available
platform. In order to verify the modulator performance, the output spectrum density of
the simulated modulator by CADENCE is compared with the output spectrum density
of an ideal modulator simulated by SIMUINK (figure 6.51.b, figure 6.52.b and figure
6.53.b). Although the simulation is done for 4400 points, Only 1100 frequencies are
shown for the sake of visibility. The modulator has a good performance for typical
mean values while the noise level for the first worst case of the design is significantly
larger compared with SIMULINK result. On the other side, a pole appears at 0.32fs
for the second worst case of the design which means that the stability of the modulator
is reduced because of analog imperfections. Table 6.3 compares the in-band noise of the
ideal modulator and the different cases of CADENCE simulation for an OSR equal to
64. Visibly, the objective (satisfying performance in tm and maintaining the stability
for worst cases) is attained.
Table 6.3: Comparison the in-band noise of the simulated modulator by CADENCE and
that of the ideal modulator simulated by SIMUINK for OSR=64.
SIMULINK tm worst case I worst case II
Noise density (dB) −60 dB −56 dB −52 dB −47 dB
6.5 Model Extraction
According to the simulation results of a second-order modulator in layout-level, analog
imperfections must be seriously taken into account in the design of a 6th-order mod-
ulator. The designed components should provide a proper performance to ensure the
modulator performance while there is no criterion to verify the suitability of a compo-
nent expecting the performance of the modulator. In the present work, an optimiza-
tion method was developed in order to optimize the modifiable parameters accounting
analog imperfections. Although this method was tested with simple model of analog
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Figure 6.51: Power spectrum density of the modulator output, simulated in layout-level,
for 4400 points of the simulation (a) compared with an ideal modulator simulated by
SIMULINK, where 1100 points are illustrated (b), for the typical mean value.
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Figure 6.52: Power spectrum density of the modulator output, simulated in layout-
level, for 4400 points of the simulation (a)compared with an ideal modulator simulated by
SIMULINK, where 1100 points are illustrated (b), for the first worst case of the design.
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Figure 6.53: Power spectrum density of the modulator output, simulated in layout-level,
for 4400 points of the simulation (a) compared with an ideal modulator simulated by
SIMULINK, where 1100 points are illustrated(b), for the second worst case of the design.
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components, system-level models of real components extracted from a transistor-level
simulation are necessary to ensure the reliability of the designed modulator. Then,
the proposed method gets as input the system-level models and gives as output the
optimized modifiable parameters. The main advantage consists in designing a reliable
modulator with minimum constraints on electronic design.
The model extraction was the subject of an internship done by Tugui [153] in parallel
with the present work. A MATLAB utility has been developed to extract automat-
ically electrical models of analog components through a transistor-level simulation in
CADENCE. The transfer function, the input impedance and the output impedance of
components have been extracted through an AC simulation and the offset voltages and
the non-linearity coefficients have been extracted through a DC simulation. The order
of the resulting global filter transfer function (G(s)) is high (up to 30 or 40) and it
contains low and high frequency poles and zeros. Since a CT to DT transfer is used
to calculate the stability margin, the order of the global filter transfer function must
be reduced. This can be done by removing the poles and zeros with a much higher
frequency compared with the sampling frequency. The difference between the numera-
tor and the denominator of the global filter must be respected after removing the high
frequency poles and zeros.
These solutions were employed in [154] to design a 6th-order Σ∆ modulator work-
ing at fc = 0.25fs in transistor-level for typical mean values. The results have been
approved the correctness of the proposed design methodology.
6.6 Conclusion
The required components in order to implement the proposed topology were studied.
Also, proper schematics compatible with AMS Bi-CMOS 0.35 µm technology have
been proposed. Of available technology kits, AMS Bi-CMOS 0.35 µm technology was
chosen because it offers npn BJT transistors. This sort of transistors was indispensable
to design low impedance connections by common-collector or common-base arranges.
However, the power consumption of these techniques is the main disadvantage.
Since the practical performance of LWRs is unknown for us, the design of a second-
order modulator working at fc = 0.25fs has been envisaged to benchmark the solutions.
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This was also gave us the opportunity to verify the performance of the proposed com-
ponents in a Σ∆ modulator loop. Once the efficiency of the proposed solutions in
transistor-level, layout-level and a fabricated circuit is approved, the design of a 6th-
order modulator can be envisaged.
The design of the second-order modulator was done in layout-level. The major
issues have been concerned the differential-mode functionality of layed out components
and the deviation of the characteristics of the components in the worst cases of the
design from their nominal characteristics. Since in the context of a benchmark circuit,
there was no intention of designing auto-correction methods, strict rules on layout
design were considered. Moreover, an external current reference was used to reduce
the DC point variation of analog components. Respecting the proposed considerations
was very important because if the fabricate circuit is instable, there is no possibility to
recover the performance by external tuning.
The results of the simulation in layout-level have shown the efficiency of the pro-
posed solutions for typical mean values while the modulator performance was slightly
deteriorated for the worst cases of the design. Although for a second-order modulator
the deviation of the characteristics of the components in the worst cases of the design
from their nominal value was not critical, this makes a 6th-order Σ∆ modulator al-
most certainly instable. This is the main drawback of electronic design of high-order
modulators.
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7.1 Conclusions
The presented work was about the design of high-order continuous-time band-pass
sigma-delta modulators for parallel A/D converters.
Parallelism is one of the possible solutions to increase the ADC bandwidth without
degrading its performance. Although various techniques exist to implement a parallel
system, the EFBD solution has been chosen because of its low sensitivity to analog
imperfections compared with other counterparts. Studying the requirements of an
EFBD system resulted in extracting the specifications of the required Σ∆ modulators,
especially in terms of resolution, chip area and power consumption.
It was shown that a 6th-order single-stage Σ∆ modulator employing a 3-bits quan-
tizer is theoretically able to provide the required resolution (typically between 12 and
16 bits depending on the communication standards). An OSR equal to 64 has been
chosen to make a compromise between resolution and the required number of modu-
lators to cover the frequency band of the EFBD (0.2fs < f < 0.3fs in the presented
work). Continuous-time techniques are indispensable to attain the required opera-
tional frequencies although they are highly sensitive to analog imperfections. A proper
methodology of design of high-order CT modulators was proposed in order to establish
a robust stability regime as well as maintaining the resolution of the modulator.
A new topology based on weighted feedforward techniques offering an adequate
control of the position of the NTF poles has been proposed. Moreover, extra signal
paths has been added to the topology in order to achieve a filtering-STF close to the
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modulator central frequency. This results in increasing the input dynamic range of
the modulator. By integrating the simple model of analog imperfections in MATLAB
environment, the sensitivity of the proposed topology to analog imperfections has been
studied. The results have approved that a simple synthesis of the global filter transfer
function, which has been found through its DT counterpart, is not reliable in practice.
An optimization method on the modifiable parameters of the proposed topology
was developed in order to recover the performance of the modulator accounting analog
imperfections. The system-level models of the analog components, extracted from
a transistor-level simulation, is required to ensure the performance of the fabricated
modulator. A MTLAB tool was developed during an internship, in parallel with the
presented work, for this aim. Then, the optimization tool gets, as input, the system-
level model of the analog components and gives, as output, the optimized value of the
modifiable parameters. Major advantages of the proposed method include the reliability
of the designed modulator with minimum constraints on the electronic design.
It has been also shown that in the context of classical wide-band converters, a large
Q-factor is required to ensure the modulator performance. For an given OSR equal to
64, the optimal Q-factor is close to 100. Moreover, the resonance frequency of the used
resonator must be as immune as possible to temperature variations and manufacturing
process in order to avoid resolution losses. Various sorts of resonators, including Gm-C
resonators, Gm-LC resonators, MEMS, SAW resonators, BAW resonators and LWRs
have been studied. Of all these solutions, LWRs are the only one able to provide
large Q-factors and to work in the band of interest of the presented work with no
integration issue. However the parasitic capacitance resulting in anti-resonance, and
low impedance connections to ensure the resonator performance, are the main obstacles.
A proper electronic control circuit based on differential-mode was proposed to overcome
the problems.
Finally, the required analog components of the proposed topology has been designed
in transistor-level by AMS Bi-CMOS 0.35 µm technology kit. This technology has been
chosen because of the existence of npn BJT transistors. Indeed, they ease the design of
low impedance connections. A second-order modulator working at fc = 0.25fs has been
chosen as a benchmark in order to verify the compatibility of the proposed solutions
with a Σ∆ modulator loop. The design was done in layout-level and the simulations
were done for typical mean values and the worst cases of the design. The results have
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been approved the correctness of the proposed solutions. However, auto-correction
methods must be used to make the performance of the components as immune as
possible to the worst cases of design. Although for a second-order modulator the
deviation of the characteristics of the components in worst cases of the design from
their nominal value was not critical, this makes a 6th-order Σ∆ modulator becomes
almost certainly instable. This is the main drawback of electronic design of high-order
modulators.
7.2 Perspectives
The proposed methodology of design of high-order modulators has been tested for a
second-order modulator designed in layout-level in the presented work and a 6th-order
modulator designed in transistor-level in [154] where both of them work at fc = 0.25fs.
Although the results shows that a proper platform has developed in the presented work,
several issues remain to overcome in order to implement an EFBD system employing
6th-order modulators.
First of all is the issues of LWRs. The available piezo-electric resonators are capable
of performing large Q-factors while the required Q-factor for large-band modulators is
around 100. A study on new structures of LAWRs and high-loss piezo-electric materials
must be done to design a convenient resonator.
The second issue concerns the choice of a proper technology. Although low impedance
connections have been obtained by common-collector or common-base arranges, the
power consumption of these techniques is extremely large. The characteristics of the
integration technology should permit the implementation of feedback techniques in or-
der to reduce the impedance of connections. Moreover, the integration technology must
be compatible with the deposition of piezo-electric materials in order to implement a
monolithic circuit.
The deviation of the characteristic of the analog components in the worst cases
of design from their nominal value is the third issue. These deviations are very large.
Although the stability of the modulator may be remained in the worst cases of the design
by the optimization method, the performance is surely deteriorated. Auto-correction
methods should be considered.
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The last issue concerns the optimization method. In the presented method, the
modifiable parameters are gain coefficients found through the system-level model of
analog components. The integration of the optimized parameters in transistor-level re-
sult in modifying the characteristics of the corresponding analog components. This may
result in performance degradation if the modifications are large. An alternative solution
consists in optimizing the components parameters (such as bias currents and resistors)
instead of components characteristics (such as gain and input or output impedance).
Once the design of a 6th-order modulator is accomplished, the design of an EFBD
system can be envisaged as a long term perspective.
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Multi Stage closed Loop Modulators (MSCL) was introduced for the first time in [41].
Low-order (second-order or fourth-order) modulators are put in cascade to achieve a
high-order modulator. Figure A.1 shows a typical second-order MSCL structure em-
ploying two low-order modulator (Σ∆1 and Σ∆2). The advantage consists in conserving
the stability characteristic of the employed low-order modulator. The feedback path,
connecting the output to the input, must be calibrated to ensure the global perfor-
mance.
Figure A.1: A second-order MSCL structure.
The equivalent topology of a DT MSCL structure is shown in figure A.2 where F (z)
is given by:
F (z) =
n∏
j=1
(1 + cjHˆj(z))− 1. (A.1)
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Figure A.2: Equivalent model of a DT MSCL topology.
Hˆj(z) is the transfer function of a band-pass resonator in z domain given by:
Hˆj(z) =
Aj(z)
Bj(z)
. (A.2)
Through the linear model of the quantizer the system equation of the equivalent
model (figure A.2) is expressed by:
y(z) = x(z) + en(z)
n∏
j=1
NTFj(z), (A.3)
where NTFj(z) is the noise transfer function of the employed low-order modulators
given by:
NTFj(z) =
1
1 + cjHˆj(z)
. (A.4)
en(z) is the quantization noise of the last low-order modulator and that of other mod-
ulators are eliminated when the feedback is correctly calibrated. As a result, the STF
of a MSCL structure is an all-pass filter with a gain equal to 1 and its NTF is defined
as follows:
NTF(z) =
n∏
j=1
NTFj(z). (A.5)
A.1 The modulus of the NTF of a 6th-order MSCL em-
ploying band-pass resonators with infinite Q-factors
The transfer function of a band-pass resonator with an infinite Q-factor in z domain is
given by:
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Hˆj(z) =
Aj(z)
Bj(z)
=
αpjz
−1 − z−2
1− pjz−1 + z−2 . (A.6)
The poles of Hˆj(z) are equal to [e
j2pifrj e−j2pifrj ] and pj is defined by:
pj = 2cos(
2πfrj
fs
). (A.7)
For a second-order modulator, the resonator resonance frequency (fr) corresponds to
the modulator central frequency (fc). Moreover, fs is the modulator sampling fre-
quency. In [41], it is demonstrated that the optimal value of α is equal to 0.5 for a
modulator central frequencies close to 0.25fs. It is also shown that the cj parameters
have a large influence on the modulator stability and must be optimized to increase
the stability margin. The denominator of Hˆj(z) can be reformulated as follows:
Bj(z) = 1− pjz−1 + z−2
= z−1(z − pj + z−1)
= z−1(2cos(2πf)− cos(2πfrj))
= 4z−1sin(π(f + frj))sin(π(f − frj)).
(A.8)
Through the first order approximation around the central frequency, Bj(z) may be
approximated by:
Bj(z) ≈ 4z−1sin(2πfrj)(f − frj). (A.9)
Aj(z) can be calculated by using the same method:
Aj(z) ≈ sin(2πfrj). (A.10)
Assuming that the bandwidth of the employed low-order modulators is sufficiently
narrow, Bj(z) tends toward zero for the frequencies close to the modulator central
frequency. As a result, the modulus of the NTFj (equation A.4) may be approximated
by:
|NTFj(z)|2 ≈ |Bj(z)|
2
|cjAj(z)|2
= (
4π
cj
)2(f − frj)2. (A.11)
Finally, the modulus of the NTF of a 6th-order MSCL employing band-pass resonators
with an infinite Q-factor is equal to:
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NTF(z) =
n∏
j=1
(
4π
cj
)2(f − frj)2. (A.12)
A.2 The modulus of the NTF of a 6th-order MSCL em-
ploying band-pass resonators with finite Q-factors
The corresponding band-pass resonator transfer function in s domain to the band-pass
resonator transfer function in z domain, given by equation A.6, is expressed by:
H(s) =
A(s)
B(s)
=
αs+ a
(s− s1)(s− s2) =
αs+ a
s2 + (2πfrj)2
=
αs+ a
s2 + (ωrj)2
. (A.13)
Indeed, H(s) is the transfer function of a band-pass resonator with an infinite Q-factor
with a constant term in the numerator (a). Such a resonator does not exist in practice.
The transfer function of a practical band-pass resonator in s domain is as follows:
H(s) =
αs+ a
s2 +
ωrj
Q + (ωrj)
2
. (A.14)
Considering the hypotheses of pole conservation, the numerator of the corresponding
transfer function in z domain to the practical H(s) is same as that of equation A.10.
On the other side, its denominator changes and can be calculated as follows:
Bj(z) = (z − es1Ts)(z − es2Ts)
= (z − e
jωrj
√
4Q2−1−ωrj
2Q )(z − e
−jωrj
√
4Q2−1−ωrj
2Q )
= z2 − e
−ωrj
2Q (2cos(
ωrj
√
4Q2 − 1
2Q
))z + e
−ωrj
2Q .
(A.15)
If the resonator Q-factor is sufficiently large, Bj(z) can be approximated by:
Bj(z) ≈ z2 − pj(1− ωrj
2Q
)z + (1− ωrj
2Q
). (A.16)
Then, the resonator transfer function of a band-pass resonator with a finite Q-factor
in z domain may be approximated by:
Hˆj(z) =
0.5pjz
−1 − z−2
1− pj(1− pifrjQj )z−1 + (1−
2pifrj
Qj
)z−2
. (A.17)
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Note that the optimal value of α equal to 0.5 is applied. When the Q-factor is suffi-
ciently large, Bj(z) tends toward zero for the frequencies close to the modulator central
frequency and is negligible compared with Aj(z). Then, the NTFj can be approximated
by:
NTFj(z) =
Bj(z)
cjAj(z)
. (A.18)
The numerator of the NTFj(z), equal to Bj(z), can be reformulated as follows:
Bj(z) = 1− pj(1− πfrj
Qj
)z−1 + (1− 2πfrj
Qj
)z−2
= z−1(z − 2cos(2πfrj)(1− πfrj
Qj
) + (1− 2πfrj
Qj
)z−1)
= z−1((z + z−1)− 2πfrj
Qj
e2pifrj − 2cos(2πfrj)(1− πfrj
Qj
))
= z−1(2cos(2πf)− 2πfrj
Qj
e−j2pif − 2cos(2πfrj)(1− πfrj
Qj
))
= z−1(2(cos(2πf)− cos(2πfrj)) + (cos(2πfrj)− cos(2πf))2πfrj
Qj
+ j
2πfrj
Qj
sin(2πf))
= z−1(2(cos(2πf)− cos(2πfrj))(1− πfrj
Qj
) + j
2πfrj
Qj
sin(2πf))
= z−1(4sin(π(f − frc))sin(π(f + frc))(1− πfrj
Qj
) + j
2πfrj
Qj
sin(2πf)).
(A.19)
Through the first order approximation around the modulator central frequency (result-
ing in: sin(π(f − frc)) ≈ (π(f − frc)), it is possible to approximate Bj(z) as follows:
Bj(z) ≈ z−1(4π(f − frc)sin(π(f + frc))(1− πfrj
Qj
) + j
2πfrj
Qj
sin(2πf)). (A.20)
Now, the modulus of the numerator of the NTFj(z) can be expressed by:
|Bj(z)|2 ≈ 4π2sin2(2πfrj)(4(f − frj)2 + (frj
Qj
)2). (A.21)
The denominator of the NTFj(z), equal to cjAj(z), can be also reformulated as follows:
cjAj(z) = cj(0.5pjz
−1 − z−2)
= cjz
−1(0.5pj − z−1)
= cje
−j2pifrj (cos(2πfrj)− cos(2πf) + jsin(2πf)).
(A.22)
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Then, the modulus of the denominator of the NTFj(z) becomes as follows:
|cjAj(z)|2 = c2j (|2πfrj)− cos(2πf)|2 + |sin(2πf)|2) ≈ c2j |sin(2πfrj)|2 . (A.23)
As a result, the expression of the modulus of the NTFj(z) is given by:
|NTFj(z)|2 ≈ 4π
2
c2j
(4(f − frj)2 + (frj
Qj
)2). (A.24)
Finally, the modulus of the NTF of a 6th-order MSCL employing band-pass resonators
with a finite Q-factor is:
NTF (z) =
n∏
j=1
4π2
c2j
(4(f − frj)2 + (frj
Qj
)2). (A.25)
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